Munster Technological University

SWORD - South West Open Research
Deposit
Theses

Dissertations and Theses

2005

A 10-bit 100MSample/s Pipeline Analog- to-Digital Converter in
CMOS
Pieter Berkelaar
Department of Electronic Engineering, Cork Institute of Technology, Cork, Ireland.

Follow this and additional works at: https://sword.cit.ie/allthe
Part of the Electrical and Electronics Commons

Recommended Citation
Berkelaar, Pieter, "A 10-bit 100MSample/s Pipeline Analog- to-Digital Converter in CMOS" (2005). Theses
[online].
Available at: https://sword.cit.ie/allthe/152

This Master Thesis is brought to you for free and open access by the Dissertations and Theses at SWORD - South
West Open Research Deposit. It has been accepted for inclusion in Theses by an authorized administrator of
SWORD - South West Open Research Deposit. For more information, please contact sword@cit.ie.

Cl ^ ji-l r'f'Hi i|iy s| ^

?.

III S ■ V'S

TVs Tl IA / .9 1^1 T|A f'

"Ip ^Ti%lf%& ^

iS

^^

^ ^ ^ '^SS^. sfei=S^

CIT LIBRARY
REFERENCE ONLY

^

^ S*| ,' § '

. S;**? P-'^i

i 1

/?i

Jht/3tl^ i

S

'1X
^ ^ 'ka^ %ie'

00126607

10^

hS'

*‘ir^

t^gifi 1^*

1^l> s?^

Im^d Tncmk^m dmd
Department of Electronic Engineering

A 10-bit lOOMSample/s Pipeline Analogto-Digital Converter in CMOS

by

Pieter Berkelaar, B.Eng.

A dissertation submitted to the Higher Education and Training Awards
Council in partial fulfilment of the requirements of the degree
of

Master of Engineering
in
Electronics Engineering

Supervisor: Dr. John Horan

Date: Tuesday, 04 January 2005

Declaration
I hereby declare that this submission is my own work and that, to the best of my knowledge
and belief it contains no material previously published or written by another person nor
material which to a substantial extent has been accepted for the award of any other degree
or diploma of the university or other institute of higher learning, except where due
acknowledgement has been made in the text.

Date:
Pieter Berkelaar

/^///ZoqS

/ would like to dedicate this work to my father,
Bert Berkelaar.

Abstract
High speed, medium resolution ADC’s, are required for many applications, including
wireless receivers, ultasound systems, wireline interfaces, cameras and camcorders. Low
power dissipation is important, particularly for portable equipment where battery life must
be maximised. The pipeline ADC architecture is particularly suited to such applications. Its
strength comes from the manner in which it performs a conversion, distributing the work in
time and amongst successive stages. These stages operate concurrently, maintaining high
throughput. Each stage is made up of a fully differential switched capacitor sample-andhold amplifier and some other circuitry. Designing these circuits to operate at lOOMHz is
extremely challenging.

This work describes the design of a low power 10-bit, lOOMSample/s pipeline ADC for a
standard, dual gate oxide, digital 0.18pm CMOS process. The integration of such a
converter into standard CMOS allows subsequent signal processing to be carried out in the
digital domain. This is highly desirable because finer geometry processes improve all
aspects of digital circuit performance. The same is not true of analog circuitry however,
where transistor scaling degrades performance and makes design increasingly challenging.

All the mechanisms that cause deviation from ideal behaviour are studied in this work to
allow accurate prediction of the ADC’s performance. These include bond-wire inductance,
parasitic capacitances, thermal noise and clock jitter. Even with these effects taken into
consideration this ADC still demonstrates excellent performance. It maintains better than
9.25 effective number of bits over the full Nyquist band with a nominal core power
dissipation of II4mW.

This work was supported in full by Ceva Inc., Enterprise Ireland and Cork Institute of
Technology.
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Chapter 1

INTRODUCTION

An analog-to-digital converter (ADC) provides a bridge between the analog real world and
digital systems. The drive for integration of this conversion facility directly in CMOS is of
particular value to digital and mixed signal IC’s. Consequently, a lot of work has been
done in this area and many different ADC architectures have been developed. These
architectures include flash, two-step flash, folding and interpolating, successive
approximation, sub-ranging, pipelined, parallel pipelined, re-circulating, over-sampling,
sigma-delta and serial ADC’s. Each approach has its associated advantages and
disadvantages. They will not be discussed here; refer to [Cline 1995, Ch.2] and [Cho 1995,
Ch.3] for a description.
Video rate ADC’s sampling at greater than 40Msamples/s are needed for many
applications, such as wireless receivers, ultasound systems, wireline interfaces, cameras
and camcorders. Low power dissipation is important, particularly for portable equipment.
Another factor is the converter’s ability to operate on the same low voltage supply as its
digital counterparts. Some applications also require it to occupy a small area when
fabricated. These factors are important to a system because they translate into production
cost and battery-life.
For these reasons and more, the pipeline analog-to-digital converter is advantageous over
other architectures. It breaks the whole conversion down into successive stages,
distributing the work in time. This ADC’s compact size and efficient power dissipation
stem from its ability to operate these stages concurrently. While the first stage operates on
the most recent sample, all other stages operate on the residues of previous samples.
Latency is introduced to the output code but throughput is maintained.

CHAFH:R

1.1

The Pipeline

Ini RODUcriON

ADC

Digital Representation of Vin(n-m)
Figure l.I A General Pipelined ADC Architecture.

Each stage of the pipelined ADC resolves a bit or number of bits and passes on the
remainder to the following stage for further quantization. This remainder is commonly
referred to as the stage’s residue. A generic representation of a typical pipelined ADC is
given in Figure 1.1. Each stage forms a residue by subtracting a discrete voltage from its
input sample and amplifying the result. Each stage therefore does a minature analog-todigital conversion, a subtraction and contains a sample and hold amplifier. Conceptually
A/D conversion can be thought of as a search procedure [Conroy 1994, p69]. In the same
way a multi-stage conversion can be thought of as a multi-step search. Take, for example, a
3-bit pipelined ADC consisting of a sample-and-hold at its front end followed by three 1bit stages. Each stage has one comparator with a decision level at 0.5V. If the stage’s input
is above 0.5V it outputs a digital 1, otherwise it outputs 0. The first stage makes a coarse
decision, takes this decision away from the input and then ‘zooms-in’ on the remainder by
a factor of 2. The steps involved are illustrated in Figure 1.2.

Chapter 1
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Stage 1

Stage 2

Stage 3

T

T

Wl=l

W2=0

t
W3=l

+1V

Vin(n)=0.65V-----0.5V

OV

Vresl(n)=(0.65-0.5)*2= 0.3V
Vres2(n)=(0.3-0)*2= 0.6V

Figure 1.2 Multistage analog-to-digital conversion as a multistep search.

The throughput of a pipelined ADC is equal to the sample rate. This is because pipeline
stages can operate concurrently. In the 3-bit ADC just mentioned for example, while the
first stage is working on sample (n), the last stage is working on sample (n-2). Hence the
growth of hardware is approximately linear with the number of bits resolved. In contrast,
this relationship is exponential for a flash architecture. Latency is inherent in multistep
ADC’s but this is not a disadvantage for most applications.
1.2

Layout of Thesis

Chapter 2 explains the key metrics used in the characterisation of Nyquist rate ADC’s.
These performance measures are used throughout the rest of this dissertation. Chapter 3
introduces some issues associated with switched capacitor (SC) circuits in the context of a
sample-and-hold amplifier (SHA). Traditionally, the pipelined ADC has a unity gain SHA
at its front end. It is eliminated in this design to reduce power consumption and thermal
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noise. Justification for this decision is given in Chapter 4, along with block-level
descriptions of the architecture employed in this design. Chapter 5 delves deeper into the
circuit-level implementation of the blocks introduced in Chapter 4. Chapter 6 describes
supporting circuits, specifically the clock and reference generators. Results from
simulation are combined with an analysis to predict the final design’s performance under
realistic operating conditions in Chapter 7. Finally, in Chapter 8 the predicted performance
of this work is compared with other state-of-the art ADC’s.

Chapter 2

ADC PERFORMANCE
PARAMETERS

Full specification of an ADC’s performance requires many parameters. There are two main
types: static and dynamic. These are discussed briefly in this section.
2.1

Static Performance Indicators

A converter’s static performance indicators are usually derived from recording its digital
output in response to a slowly changing input voltage. The most important parameters that
are measured in this way are discussed now.
2.1.1

Resolution

An analog-to-digital converter (ADC) performs a quantization operation on its input. In
other words, it approximates an input signal, varying continuously in amplitude with a
signal whose amplitude is restricted to a prescribed set of discrete values i.e. a digital
output. The smallest input quantity or increment that can be represented by the digital
output is called the least significant bit (LSB). Resolution informs us of the depth of
quantization performed by an ADC. For example a converter with an LSB size just under
1.5mV and an input range of 1.5V can divide the input into 1024 (~ 1.5 / 1.5mV) distinct
ranges. Each of these input ranges must be represented by a distinct binary code, requiring
10 bits. Hence the converter is said to have a resolution of 10 bits. More specifically,
resolution can be defined as the base 2 logarithm of the number of sub-ranges that the input
range is divided into.

Cmapthr 2
2.1.2

ADC Performance Parameters

Differential Nonlinearity

~

DNL

A DNL error is the difference between two consecutive code transition points on the

ADC’s analog input axis from the ideal value of one LSB. As a figure it is usually
presented as the positive/negative maximum deviation from ideal and it is measured in
LSB’s. DNL error can be plotted versus output code for the full range of the digital output.
If DNL errors of 1 LSB or more exist then there is the possibility of missing codes or the
converter could be non-monotonic. To illustrate, refer to the non-ideal 10-bit ADC in
Figure 2.1. There are DNL errors of -i-l LSB at code 2, -0.5 LSB at code 4,-1 LSB at code
5 and +0.5 LSB at code 6. Note that code 5 is missing from the output. Expressed as a
figure, the non-ideal 10-bit ADC has -1/+1 LSB DNL.
2.1.3

Integral Nonlinearity

~

INL

INL is the maximum deviation of the input/output characteristic from a straight line passed
through its endpoints. Like DNL, it is measured in LSBs. Because the line is drawn
through the endpoints it removes offset and gain errors from the calculations. Sometimes a
best-fit line will be used instead of simply joining the end points. This best-fit approach
will generally result in a lower INL figure (+/-max INL). In Figure 2.1, at code 3, the
difference between the ideal transfer curve and the non-ideal ADC’s transfer curve is 1
LSB. This corresponds to an INL error of 1 LSB at code 3. At code 5 there is an INL enor
of +0.5 LSB. In practice, a converter’s INL is calculated, as the integral (cumulative sum)
of its DNL errors [Razavi 1995, p248].

Chapter 2
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Digital Output Code

Figure 2.1 Examples of Integral and Differential Nonlinearity Errors on a 10-bit ADC Transfer Curve

2.2

Dynamic Performance Indicators

In real world applications a high speed ADC is rarely used to measure static input signals.
For this reason static performance measures alone are not sufficient for full
characterisation. The ADC’s output should be an accurate representation of the
instantaneous amplitude of its varying input signal at precise sample times. Incomplete
settling, clock jitter, noise, distortion and other internal effects cause the digital
representation to deviate from this ideal. Not all of these effects are exposed by static tests.
A common dynamic test of an ADC is to examine the spectral content of its digital output
in response to a sine wave input. Predominately, this work uses a sine wave input with a
frequency Just under Nyquist-rate. Such a stimulant is particularly demanding of the ADC
because some successive samples have the largest possible changes in their magnitude.
The Fast Fourier Transform (FFT) provides a convenient means of converting the resulting
finite, discrete-time sequence of sampled data into the frequency domain. Dynamic
performance indicators can be derived from this frequency information.

ADC Performance Parameters

ClIAl^lTR 2

125.000MS/S 49.805MHz -> SINAD= 100.2128dB ENOB= 16.3543

Frequency Hz

X 10

Figure 2.2 FFT of 128 samples, taken from the transient simulation of a switched-capacitor sampleand-hold >vith ideal switches and a real ampliner.

An FFT algorithm implemented in Matlab"*" is used extensively throughout this work to
process samples of transient simulation data. It allows dynamic testing of the ADC’s
switches, sample-and-hold amplifier and individual pipeline stages as well as the complete
system. A coherent sampling technique is used i.e. an integer number of the input wave’s
full cycles are sampled. Figure 2.2 is the result of an FFT done on 128 samples, taken from
transient simulation of a switched-capacitor sample and hold circuit.
Adjustments had to be made to the simulator’s settings to ensure that the numerical noise
floor remained significantly lower than the circuits under test. All of the dynamic
performance indicators described in this section can be extracted from the spectral data the
FFT provides.
2.2.1

Signal to Noise Ratio ~ SNR

SNR is the ratio of signal power to noise power in the output of the ADC. It can be
calculated from an N point Fast Fourier Transform (FFT) as follows:

http://www.mathworks.com/
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SNR(dB)=Fundamental(dB)-Noise floor(dB)-101og,QN

{2.1}

In order to carry out an FFT analysis, the signal of interest must be sampled N times,
where N is a power of 2. Numerically this increases the signal energy by a factor of N and
the noise energy by a factor of N [Cline 1995, p6-7]. The noise floor is effectively lowered
with respect to the signal and its harmonics as more samples are taken. The SNR
calculation must be adjusted to account for this effect, explaining the lO.logioN term in
equation (2.1}. The noise floor in Figure 2.2 lies at approximately -140dB. Another point
worth noting here is that the N must be sufficient such that the numerical noise floor is
much lower than the ADC’s noise floor and harmonics. Empirically, it was found that 128
samples were enough to satisfy this requirement.
2.2.2

Signal to Noise and Distortion Ratio

~

SNDR (or SINAD)

SNDR is the ratio of the root mean square (rms) signal amplitude to the iTns value of the
sum of all other spectral components, including harmonics but excluding dc. It will always
be lower than SNR because it also takes account of distortion. It is usually measured for a
sinusoidal input, and is a function of the frequency and amplitude of the input signal.
SNDR takes into account signal degradation due to noise, quantization error and harmonic
distortion. It is a valuable figure of merit when comparing ADCs.
2.2.3

Effective Number of Bits

~

ENOB

The effective number of bits can be calculated from measured SNDR based on the
following equation:
SNDR-1.76+ 201og 10
ENOB=

FS
Actual

6.02

2 2}

{ .

where FS is the full scale or maximum input voltage and. Actual is the actual input
voltage used for the test.
The term
201og 10

FS
Actual

adjusts the ENOB figure for a non-fullscale input. It should be noted that the actual ENOB
figure with a fullscale input is likely to be worse because of the higher distortion and
poorer settling time associated with a larger swing. Nevertheless, many ADC’s specify an
adjusted ENOB figure in their datasheets using equation {2.2}.

ADC Performanc'e Paramefers
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2.2.4

Spurious-Free Dynamic Range

~

SFDR

The SFDR is defined as the ratio of the rms signal amplitude to the rms value of the peak
spurious spectral component. It indicates the range of input signal amplitudes for which
useful output can be obtained from a system, before distortion becomes dominant. In a
fully differential ADC the peak spurious component of the output tends to be the third
harmonic of the fundamental. This is also the case for the SHA in Figure 2.2, where the
SFDR is just over lOOdB. SFDR is an important figure of merit when deciding upon the
internal voltage swings that can be used in a system.
The bottom plot of Figure 2.3 shows fundamental and third harmonic power of a SHA’s
output versus the magnitude of its input. This information was extracted from multiple
FFTs of many transient simulations. Plotted on logarithm.ic scales, the slope of the third
order harmonic’s power (3.Y) is seen to be three times greater than the fundamental power
(Y). This is as expected because the third harmonic increases with the cube of the
fundamental [Lee 1998, p297]. The top plot shows SNDR and SFDR against input
magnitude. Observe how quickly they both drop when the input goes above 1.6V. The
reason for this sudden drop is a dramatic increase in the power of the third and subsequent
harmonics present in the circuit’s output. These plots were done over the full temperature
range and the most extreme process comers (ss and ff). Based on the information a
differential swing of 1.5 V was chosen for this project.
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Figure 2.3 Results of 19 FFT’s carried out on samples of transient simulation data from a switchedcapacitor SHA with the input amplitude being swept.

2.3

Temperature Considerations

The thermal performance of the design is an important consideration. As the temperature
of a junction on a CMOS device (Tj) increases, the mobility of its carriers goes down and
its overdrive voltage (Vdsat) will increase. These have serious implications for headroom
and settling time. There are three temperature ranges commonly used to specify the
ambient temperature (Ta), within which a device must operate correctly. These are as
follows:
1. Military

-55°C to+125°C

2. Commercial

0®C to +70°C

3. Industrial

-40°C to +85°C
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These ambient temperature ranges need to be translated into junction temperatures, for use
in simulation. A simple equation that relates junction temperature to ambient temperature
in a package is [Atmel 2001]:
Tj-Ta = Px0ja

{2.3}

where P is the device’s operating power (in Watts), and 0ja is the thermal resistance
coefficient between the junction and ambient air.

This work must meet the commercial temperature range. Assuming the finished product
will not consume more than 250mW and that the package will be ceramic (0ja = 50°C/W)
gives the following junction temperature range:
+ 12.5”C<Tj<+82.5°C

{2.4}

In practice the range 0°C < Tj < +90“C is used for simulation.
2.4

Summary

This chapter explains the important parameters required to fully describe an ADC’s
performance. In particular, signal-to-noise-and-distortion ratio (SNDR) is perhaps the most
useful dynamic performance metric. It includes noise and distortion contributions from the
ADC and a figure for the effective resolution (ENOB) of the ADC can be derived from it
(as shown in section 2.2.3). A common method for determining SNDR involves applying a
sinusoidal input to the ADC at a fixed frequency and spectrally examining the resulting
output codes. Ideally the output spectrum should consist of a single tone and the
quantisation noise floor. The ADC, in practice, introduces additional noise and distortion
to the input signal. These effects cause a raising of the noise floor and spurious spectral
components in the output spectrum respectively. The spectral information can be obtained
from the output codes using the FFT algorithm. In this work a technique known as
coherent sampling is used. This is a particular method of testing that allows the FFT to be
implemented without the use of windowing functions. The advantage of this method is that
fewer points are needed to gain a sufficiently accurate spectral representation of the output;
speeding up simulation time. SNDR and ENOB are used extensively in this work both to
determine requirements and characterise, individual components, as well as, the complete
system.
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The pipelined ADC is a discrete time, analog system. Quantization of the analog input is
distributed in time. Each stage performs an operation and holds its result for the next stage.
This is repeated down the pipeline until the desired level of quantization has been
achieved. Hence a sample and hold function is required in each stage. Typically pipelined
ADCs have a unity gain sample and hold amplifier (SHA) at the front end. This trend has
endured from some of the earliest publications [Lewis 1987; Sutarja 1988; Lewis 1992;
Yotsuyanagi 1993] up to and including recent work in this area [Miyazaki 2003; Yoo
2003; Min 2003; Murmann 2003; Park 2004; Liu 2004]. The ADC designed in this thesis
has the first stage of the pipe as its front end. It is not preceded by a unity gain SHA.
Motivation and justification for such an approach are given in section 4.3. A significant
amount of time was spent working on the SHA because it introduces a number of operating
principles associated with switched capacitor circuits. By analysing the SHA it is possible
to identify many circuit-level issues, also relevant to the pipeline stages. These issues can
be examined without the complexity of the additional circuitry associated with a stage. The
SHA also provided a convenient test bench for the operational transconductance amplifier
(OTA) used in pipeline stages in its initial development phase. All circuits in the
converter’s signal path are fully differential in practice. In this chapter a single-ended
version of the SHA is described initially to introduce its operating principles and timing.
Some additional points regarding the fully differential implementation are made. The
effects of non-ideal components are examined. Finally, the elimination of the SHA from
this design is discussed.
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3.1

Single-ended SH A

A single-ended version of the SC SHA topology used for this work is represented in Figure
3.1 [Cho 1995, pl6-18]. The circuit employs a technique, which historically has been
known as bottom-plate sampling. Bottom-plate sampling does not suffer from certain
voltage-dependent transistor charge injection errors present in top-plate sampling. This
results in higher linearity and justifies its selection. The following sections detail its
operation.

Figure 3.1 A single-ended switched capacitor SHA.

3.1.1

The sample mode

The SHA enters its sample mode of operation when the clocks phi Id and phildd go high,
closing switches SI, S3 and S5 in Figure 3.1. The rising edges of both clocks occur
simultaneously. The left plate of the sampling capacitor, Cs tracks the input, while the
feedback capacitor, Cf is discharged/reset. As illustrated in Figure 3.2, phi Id goes low first,
turning off the corresponding switch, S3. Hence, the right side of Cs is left floating and the
charge on node Vx is trapped. Phi Id defines the sampling instant because the charge on Cs
is conserved after its falling edge. The charge on Cs at the end of the sample phase is:
q,„=cv,„
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Figure 3.2 Clocks for the switched-cap SHA.

S3 injects charge onto Cs (and clock-feedthrough will also occur), however this chargeinjection is signal-independent because the source and drain of the transistor see the same
voltage (ground). The right-plate of Cf is tied to ground in order to discharge (reset) it
before the circuit enters the hold mode. The charge injection that occurs when switch S5
turns off will not effect the charged stored on

Cf.

Hence to the first order this technique

prevents distortion due to signal-dependent charge injection. Clock phildd turns off next
and isolates Cs from the input.
3.1.2

The hold-mode (integration-mode)

After a short fixed period phi2 goes high closing switches S2 and S4. The circuit now
enters its hold phase of operation. The reasons for the delay are to allow switching
transients time to settle, and to ensure that the two clock phases never overlap. The OTA’s
feedback capacitor,

Cf,

is switched in and the left-plate of

Cs

is connected to ground.

Assuming that the OTA has infinite gain, then closing the loop around the OTA makes Vx
a virtual ground. All of the charge that was sampled onto Cs must remain in the system. It
is transferred onto Cf, giving,
V =—
out
^

Substituting for qin this results in.
V C
V
=
out

^

"

{3.1

Making Cs and Cf equal produces a SHA with unity gain.
3.2

Fully-differential SHA

The single-ended SHA, discussed in the last section can be implemented in a fully
differential configuration as shown in Figure 3.3 [Lewis 1987]. When the phil clocks go
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high the circuit enters its sample mode of operation. The differential input (Vjn^ - Vin ) is
sampled onto (Cs"^ + Cs’) at phil’s falling edge as described for the single-ended SHA.
During phase phi2 the OTA is placed into its integration mode and the following
relationship is valid:
yj

_

Voutp -Voutn

{3.2}

where Ajiff = the OTA’s differential voltage gain.
Adiff is infinite for the ideal OTA, so in closed loop it drives its differential inputs to zero
i.e. Vxp=Vxn. Adiff is finite in reality and the effect that this has is discussed in section 3.3.2.
Conservation of charge causes the differential output voltage to settle to the same value as
the differential input at the sampling instant if the input and feedback capacitors are the
same size.

Figure 3.3 Fully differential switched-capacitor SHA

3.3

The effects of non-ideal components on

the

SHA

The operation of the single-ended and differential SHA’s with ideal components were
described in sections 3.1 and 3.2 respectively. The implications of real components and
their imperfections are discussed in the following sections.
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DC Offset

A CMOS OTA or OPAMP will have a certain amount of offset associated with it due to
device mismatch. With a configuration such as in Figure 3.3, any offset present in the OTA
will appear directly at the output. This offset can be 10-50mV for CMOS technologies,
depending on the OTA’s architecture. Techniques have been developed to combat such
offset in switched-capacitor circuits including auto-zeroing and chopping. They generally
involve sampling the offset in one phase to cancel it in the next. Redundancy in each
pipeline stage allows a limited amount of offset to be nulled at the system level. This is
because the OTA’s dc offset is treated in the same way as a comparator offset by the error
correction algorithm. How this works is explained in section 4.2.
3.3.2

Finite D.C. Gain

A real OTA cannot have infinite low frequency open-loop gain. The finite d.c. gain causes
degradation of the SHA’s feedback factor. The feedback factor is defined as the feedback
capacitance divided by the sum of all the capacitances present at the summing node. It is
fixed by the desired closed-loop gain and the amount of parasitic capacitance present at the
OTA’s inputs, relative to the sampling and feedback capacitors. For the SHA it is given by,
^

C,
(C,+C,+C^)

{3.3}

where Cp = the parasitic capacitance at the OTA’s input.
And so the closed-loop gain of the SHA is [Cho 1995, p28],
V^ out

Xn

C

1
V-1

{3.4}

where Ay is the d.c. gain of the OTA in open loop, and Ayf is called the loop gain.
In section 3.2 it was shown that an ideal OTA with infinite gain will force its summing
nodes to be equal in closed loop. For an ideal OTA, eqn. {3.4} simplifies to Vout/Vin=Cs/Cf.
This is the same as eqn. {3.1} and shows that the SHA’s closed-loop gain is insensitive to
parasitic capacitances at the OTA’s inputs provided that the OTA has infinite open-loop
d.c. gain. If the gain or loop-gain is finite, then Vout/Vin<Cs/Cf, introducing a gain error into
the SHA’s transfer function; see Figure 3.4. The SHA’s gain error can be reduced by
reducing the OTA’s input capacitance and by increasing its open loop gain.

17

The Sample and Hold Amplieier

Figure 3.4 Input-output transfer characteristic of a unity gain SHA.

It is worth mentioning at this point that a gain error in the SHA can actually be tolerated if
the A/D conversion does not require an absolute scale [Cho 1995, p29].

Can be modelled as

Figure 3.5 Simple equivalent model of a SHA with a gain error.

This is best explained using the simple equivalent model of a linear gain stage in front of
an ideal SHA and ADC as shown in Figure 3.5. Provided that the SHA’s response is linear
it will not introduce any error in the ADC - it will just attenuate the input range.
3.3.3

Transfer Function Linearity

Any curvature in the input-output transfer function of the OTA leads to harmonic
distortion. This, in turn, causes inter-modulation distortion, INL (integral non-linearity)
18
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and degradation of SNDR (signal-to-noise-and-distortion-ratio) in the ADC. In the
switched-capacitor SHA, a negative feedback loop is closed around the OTA during the
hold phase. Negative feedback reduces curvature and distortion by the loop gain, Av.f,
increasing the linearity of the SHA’s transfer function [Razavi 2001, p454-457]. Previous
analysis has shown that, for the SHA, this translates to an OTA minimum open-loop d.c.
gain requirement of approximately 45dB [Tadeparthy 2002]. In section 5.1.4.1 it will be
shown that the minimum gain required to maintain sufficient closed loop gain in the SHA
is much larger than 45dB. Thus transfer function linearity is not a limiting constraint in this
design.
3.3.4

Finite bandwidth (and settling time)

The transient settling time of the OTA in closed-loop ultimately limits the speed of the
whole system and consequently the ADC’s clock frequency. The settling time in turn is
dependent on factors including the OTA’s bandwidth and slew-rate. At the end of less than
half a clock period the SHA’s output must be settled to at least half an LSB. Take, for
example, this 10-bit, lOOMsamples/sec ADC with a 1.5V signal swing. The SHA must
settle to within 730/xV of its final value in 4.2ns, so as not to degrade the input signal for
the rest of the pipeline. As well as fast settling, we note from the analysis in section 3.3.2
that the OTA must also meet the requirement of high d.c. gain. For a given power
consumption these requirements are contradictory. An OTA that can meet such high gain
and settling time requirements will typically have multiple poles in its transfer function.
Frequency compensation can be used to ensure a step-response similar to that of a first
order system (a single pole or critically damped second order response). To see why such a
response is desirable, consider the step response of a first order linear system. It can be
described as:
{3.5
And the relative error due to incomplete settling is fixed at:
(Vtran -Vfinal')

_ ^

=

y

_

= -e^

r

{3.6}

final

The amount of time available for settling, ts is set by the ADC’s clock speed. The system’s
time constant, x is also fixed. Eqn. {3.6} tells us that a SHA with a first order response and
finite settling time will have a gain error in its transfer function. This is further illustrated
by the plot in Figure 3.4.
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An ideal OTA with Ist order response

Figure 3.6 The transfer characteristic of a linear, first-order SHA with ts = t and ts = 7.6*t.

A SHA’s gain error does not cause harmonic distortion in the overall converter’s transfer
characteristic, provided it is linear. This is discussed in section 3.3.2. Incomplete settling in
an under-damped or over-damped second order system can cause serious distortion. A gain
error will still attenuate the input. It must be reduced if the full input range is to be
represented digitally. For this to be the case the error due to incomplete settling needs to be
less than half an LSB (N-bit accuracy),
{3.7}
Giving,
t^ <r(N-Pl)ln2

(3.8)

Specifically: U = 4.2ns, N = 10 => x = 55Ips.
The analysis also reveals that 7.6 time constants (x) are required for the output to have
settled to the desired level of accuracy. It also suggests a gain-bandwidth product in the
region of 1.6 - 2GHz. In order to achieve this bandwidth, the current drawn by the OTA
has to be quite high. With this high current, the OTA is typically not slew-rate limited.
This is necessary because a slew-rate limited response leads to signal-amplitude dependent
settling and consequently errors in the SHA’s input/output transfer function. The settling
requirement is typically met at the expense of power, which explains why the OTAs
dictate, to a large extent, the overall power consumption in a pipeline ADC.
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Real switches

Switches are a crucial component of switched capacitor circuits. So far, in our discussion
of the SHA, all the switches were assumed to be ideal. An ideal switch has infinite
resistance when open, zero resistance when closed and no parasitic capacitance associated
with it. In their circuit-level implementation switches are realised as NMOS transistors,
PMOS transistors or transmission-gates (PMOS-NMOS complementary pair). This work
uses a 0.18/xm digital CMOS process. For this process the assumption of infinite offresistance is valid because leakage current through these O.lS/rm devices, when off (open),
is negligible. However the switches do have considerable on-resistance associated with
them. Worse still, their on-resistance is a function the voltage being passed. This must be
taken into consideration when designing the switches to ensure that they don’t distort the
signal they are passing. Switches deteriorate further with low supply voltage, intensifying
the problems mentioned above and limiting signal swing. These issues are discussed in
detail in section 3.3.5.2.
3.3.5.1

Charge Injection

Another issue with MOSFET switches operating in the triode region is charge injection.
Charge builds up under the gate of the transistor when it is turned on to form the inversion
layer. This channel charge can be expressed as [Razavi 2001, p418], [Dai 2000]
13.9)

Qch = WLC„(V„,-V„,-VJ

The charge injection occurs when the switch turns off and the channel charge escapes via
the source, drain and bulk terminals. In practical switches the fraction of inversion layer
charge that escapes into the substrate is negligible [W & H 2002, p72]. The ratio of charge
injected from the source and drain terminals depends on the impedance seen at each
terminal to ground, the transition time of the clock and other parameters [Razavi 2001,
p418]. It is also a function of the input voltage, as can be seen from eqn.{3.9}. The bottom
plate sampling technique, discussed in section 3.1 removes both signal-dependant charge
injection and signal-dependant turn-off moment. It achieves this by operating the switches
that define the sampling instant around a fixed voltage. These switches still inject charge
but only cause constant errors, which manifest themselves as common mode jumps in a
fully differential implementation. In addition, coupling of clock transitions through the
gate-source or gate-drain overlap capacitances onto the sampling capacitor cause constant
errors. This is known as clock-feedthrough. Both charge injection and clock-feedthrough
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will cause small common mode movements, which are tolerable in this design. Large
movements are not desirable. Large common mode movements degrade signal swing.
Overall there is a trade-off in the switch design. Increasing the transistor’s width and
reducing its length increases its on-conductance. Referring back to equation {3.9}:
decreasing L will decrease Qch, and increasing W will increase Qch- Minimising both Qch
and the on-resistance is desirable. This is not possible by simply scaling the device. The
trade-off between on-resistance and charge injection places a constraint on the upper and
lower limits of a switch’s size.
The issues discussed here, pertaining to real switches can have a significant effect on a
circuit’s transient performance. A reliable, high-swing MOS switch is an essential
component of the switched capacitor circuits needed for this ADC. Section 3.3.5.2 deals
with some further difficulties associated with implementing switches at low voltage.
Circuit and technology-based techniques to improve switches are discussed in sections
3.3.5.3 and 3.3.5.4 respectively.
3.3.5.2

Switches and supply voltage

To examine the impact of lowered supply voltage, an expression for the on-conductance of
an NMOS or PMOS switch is
gds =

{3.10}

When the gate-source voltage, Vgs, is Vt plus some overdrive, V^xi, the switch turns on. Vod
is the minimum overdrive to maintain a designated minimum conductance. The input
voltage Vin is applied to the transistor’s source terminal. This makes the Vgs term of
eqn.{3.10} a function of the input signal, Vjn. The on-conductance (and inversely the onresistance) of the switch will vary depending on Vjn. This can cause harmonic distortion of
the signal and so this effect must be minimised. The maximum signal swing of a single
transistor switch is (Vdd - V, - Vod). If the supply (Vdd) decreases so does the achievable
swing. To help overcome this limitation a switch can be implemented with a pair of PMOS
and NMOS transistors connected in parallel. Such an arrangement is known as a
transmission-gate or pass-gate. Figure 3.7 illustrates the on-conductance of a switch
implemented as an NMOS transistor, a PMOS transistor and a transmission gate plotted
against signal voltage (Vjn) for different supply voltages (Vdd) [Abo 1999, p52-53]. Vtp
and Vtn are the PMOS and NMOS transistor threshold voltages respectively. These plots
are illustrative only; in reality on-conductance will not vary linearly with voltage because
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of channel length modulation and the slope of a PMOS switch’s conductance will not equal
that of an NMOS’s in magnitude.
In the top plot, the supply voltage is much greater than the sum of the two threshold
voltages and it is easy to implement a switch that maintains high on-conductance with a
swing of almost Vdd- This plot represents technologies with a supply of 3V and more. In
the bottom plot the sum of the two threshold voltages is greater than the supply voltage.
This plot represents state of the art low-voltage technologies. There is a range of values of
Vin near mid-rail for which even the transmission gate does not conduct. If Vt was scaled
linearly with supply voltage for each new process generation this problem would not arise.
In reality, to avoid switch leakage, Vt is scaled with the square root of the supply voltage
[W & H 2002, pi5]. The middle plot is representative of the situation this work must
confront. The sum of the two threshold voltages is comparable to Vdd and there is a large
drop in conductance near mid-rail. It is theoretically possible to use transmission gates as
switches in the signal path because they will conduct from rail to rail. In practice, however,
they become prohibitively large before they are sufficiently conductive, having a large
time-constant and considerable charge injection associated with them at that point.
There has been significant research into methods of reducing the on-resistance, linearising
and improving the range of switches, as well as redesigning switched-capacitor circuits to
operate at very low supply voltages. These methods can be divided into two broad
categories: circuit-based techniques and technology-based techniques [Chang 2003].
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Figure 3.7 The on-conductance of (a) an NMOS switch, (h) a PMOS switch, and (c) a transmission-gate
for three ditferent supply voltages.

3.3.5.3

Circuit-based techniques

These methods take a circuit level approach to overcome some of the problems mentioned
above and consist of the:
A. clock-boosting,
B. bootstrapping,
C. switched opamp, and
D. opamp-reset switching
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techniques. Both A and B involve increasing each individual switch’s overdrive, while C
and D work, in principle, by removing switches from the signal path which in turn requires
a specially designed opamp. Clock-boosting works by increasing the on-voltage of the
clock to above the power supply by means of a voltage multiplier. This method attempts to
return to the situation represented by the top plot of Figure 3.7 [W & H, p79]. It has
reliability issues in modem submicron processes because transistor breakdown voltage
decreases with reduced oxide-thickness and it is now comparable with supply voltage.

Bootstrapping attempts to keep a switch’s Vgs constant (at most equal to Vdd)- The
principle behind the idea is to use a capacitor as a battery (Cbat) between the gate and
source terminals when the switch is on. This causes the input signal to be summed with the
offset voltage across the battery. The resulting signal is then applied to the gate of the
switch. Figure 3.8 illustrates a bootstrapped clock waveform (Vdk) where the maximum
offset voltage of Vdd is used. A very high, linear on-conductance can be achieved with this
method. The downside is increased capacitive loading on the input, and careful design is
essential to avoid exceeding the breakdown voltage between any two terminals of the
switch-transistor. Both A and B were tested using Verilog-A models in simulation and
performed as expected. A literature survey of techniques C and D quickly reveals that their
performance to date falls short of a lObit, lOOMS/s application [Crols 1994; Waltari 2001;

http://www.cadence-europe.com/
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W & H 2002, p216-221; Chang 2003]. Due to time constraints however a technologybased solution was opted for. These techniques are described next.
33.5.4

Technology-based techniques

Technology-based techniques take advantage of the fact that today’s technology often
offers multiple transistor types. A “dual-V” process has two types of transistors: high and
low threshold devices. The low-V, devices are intended to improve the speed of digital
logic and can have a OV Vt. They can also be used as high swing switches having a range
up to (Vdd - Vod). The main problem with using low-Vt transistors as switches [W & H
2002, pl5] is that their minimum length is typically 2/3 times that of the process minimum,
gds

Figure 3.9 The on-conductance of an NMOS switch, a PMOS switch and a transmission-gate using
thick-oxide transistors.

Most standard digital processes also support two flavours of transistor: thick-oxide and
thin-oxide. These devices are distinguished by their minimum gate length, oxide thickness
and breakdown voltage. For example, in a number of digital CMOS 0.18/xm processes
there are two transistors available. One is 3.3V compatible and other is designed for use
with 1.8V. The 3.3V transistor has a minimum length of 0.35/rm and an oxide thickness of
around 70A. The 1.8V transistor has a minimum length of 0.18jLim and an oxide thickness
of around 40A. Figure 3.9 shows a conceptual plot of on-conductance for a switch made up
of combinations of the thick-oxide NMOS and PMOS transistors. The range of voltages
that must be passed is shaded grey, based on a 1.5Vdiff swing and a CM of Vdd / 2. Clearly
a transmission gate is no longer required since the thick-oxide NMOS switch has greater
than a rail-to-rail swing. Simulation confirms that removal of the PMOS device does not
degrade the SHA’s performance significantly within this operating region. This NMOSonly solution has the added advantage of not requiring complementary clocks. Two
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downsides are: extra complexity in the clock generation block and the need for 2 extra
power and ground pins for the 3.3V supply.

3.4

Summary

In this chapter the principles behind the switched capacitor circuits utilised in this design
were introduced in the context of a unity gain SHA. To further aid explanation, a singleended version of the SHA and its clocking are described first. The bottom-plate sampling
technique is introduced because it eliminates voltage-dependent transistor charge injection
errors that would otherwise cause distortion of the signal being processed. This is followed
by a discussion of the fully differential implementation of the SHA and the effects of non
ideal components are discussed in detail.
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PIPELINE ARCHITECTURE

This chapter provides an introduction to the topology chosen for this 10-bit pipelined
ADC, along with discussion of the main design issues involved. A key question driving the
design is: what resolution per stage should be employed? The choice of resolution per
stage depends on the ADC’s specifications, such as overall resolution, sampling-speed,
power, area and latency. This decision in turn has implications for the speed and accuracy
demands placed on individual stages. A rule of thumb is that high-speed, low-resolution
converters should utilise a low number of bits per stage and low-speed, high-resolution
converters a larger number of bits per stage. The 1.5-bit per stage architecture has been
shown to be the best choice for this high-speed, medium resolution, lOOMsamples/s, 10-bit
ADC [Abo 1999, p87].
4.1

1.5-bit Pipeline Stage

A simplified block diagram of the architecture chosen for this pipelined ADC is shown in
Figure 4.1. This architecture has proven itself to be capable of achieving high throughput at
low power [Hemes 2004; Liu 2004; Miyazaki 2003; Park 2001]. The core consists of a
cascade of eight 1.5-bit stages followed by a final 2-bit stage. The Error Correction Block
(ECB) realigns the bits from each stage in time and then combines them to provide the 10bit digital output. A bandgap circuit is used to derive a PTAT current source. This current
is mirrored to each stage and used to set the OTA quiescent current. The global clock
signal, CLKin is shared between 4 identical local clock generator blocks (Clock Gen. A D). Each block provides the twelve clock phases needed to drive a pair of stages. Clock
Gen. D takes care of the last three stages.
The clock phase (fl/f2) defining each stage’s sampling mode is included in Figure 4.1. The
concurrent operation of the pipeline’s stages is further illustrated by Figure 4.2. When the
odd stages are in their sampling mode the even stages are in their hold mode and vice
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versa. The first stage samples the input, Vjn, and each subsequent odd stage samples the
previous stage’s residue. This feature allows each stage of the pipeline to begin processing
a new sample as soon as it has passed its residue onto the next stage. In the timing diagram,
the sample mode is greyed because a stage’s output is irrelevant while it is sampling. The
input signal must be processed by every stage before it is fully represented digitally.
Because of this, the pipeline has a fixed latency between its input and output. If the
pipeline is part of a feedback system such a delay can be an issue but for most applications
latency is not a problem. For every period of CLKin a new input is sampled and a digital
output is generated. Hence the ADC’s throughput-rate is independent of the number of
stages in the pipeline.

Digital Output
Figure 4.1 10-bit 1.5-bit/stage pipelined ADC.
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Figure 4.2 Simplified timing diagram of the pipeline stages 1-3.

Each 1.5-bit stage consists of a sample and hold amplifier (SHA), a digital to analog sub
converter (subDAC), an analog to digital sub converter (subADC) and a subtractor. A
block diagram of the i^*’ 1.5-bit stage of the pipeline is given in Figure 4.3. The stage has
two main modes of operation: sampling, fs and holding, fh. Note the dotted vertical line in
the diagram. It shows which components are active in which phase. During fs, the stage’s
input, Vres(i-i} is sampled. Before the end of this phase the subADC quantizes Vres{i-i}
producing msb{i} and Isbji}. Entering the hold phase, fh, these bits are converted back to
an analog signal level by the subDAC and subtracted from the held input, Vres{i-i}. The
difference is multiplied by 2, giving Vres{i) and then held until the end of fh. The whole
operation occurs in just under one clock cycle and is repetitive. The sampling phase for
stage i-fl, corresponds to the hold phase for stage i (refer to Figure 4.2). In this manner, as
the input is sampled by stage 1, a residue of the previous sample is concurrently being
processed and held by stage 2, and so on.
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Figure 4.3 A 1.5-bit pipeline stage.

The subDAC, subtraction, hold and amplification functions are combined in practical
switched-capacitor implementations. This block is known as a multiplying-DAC (mDAC)
and is explained in section 5.1.
Every stage incorporates a sample and hold amplifier (SHA). This allows individual stages
to process different samples simultaneously. The conversion rate depends only on the
slowest stage. In practice, the operational amplifier used in the SHA must settle to better
than 0.1% accuracy in less than half a clock period. It is this settling time that usually
limits the overall pipeline throughput [Abo & Gray 1999]. The settling time requirement in
tum places stringent constraints on the op-amp’s open-loop gain, bandwidth and phase
margin specifications. Consequently the op-amp is also the most power hungry block of
the converter. A particular sample must pass through every stage in the pipeline before
enough information has been obtained to represent that sample to the converter’s full
resolution. This raises two other issues in relation to pipelining:
1. Latency inherently exists between the input being sampled and the digital output
becoming available. This latency is dependent on the time each stage requires to
quantize its input and compute a residue, and on the total number of stages in the pipe.
Latency is typically not a problem for video rate applications, particularly when it is
only a few clock cycles. For example, consider a 10 bit pipelined ADC consisting of 9
stages, sampling at lOOMsamples/s. If each stage requires half a clock period to
complete its operations then the ADC would have a minimum latency of 45ns.
2. The digital bits from each stage are separated in time i.e. msbi and Isbi become
available first and msbo and Isbo last. These bits must be recombined to form a full
binary representation of the input at the sample instant. The digital backend error
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correction block, shown in Figure 4.1, must realign the digital bits from each stage in
time and combine them to form a single binary output. The most significant bits must
be delayed by the number of cycles it takes for the least significant bits to become
available. Less significant bits will be delayed less because as they become available
the analog signal has fewer stages left to pass through. Clocking the bits through an
appropriate number of flip-flops realigns them in time. The use of redundancy and
error correction is discussed in the next section.

4.2

The Extra Half Bit: Redundancy and Error Correction

In this section some of the error sources associated with a stage’s component blocks are
outlined as well as their effect on both a single stage’s transfer characteristic and the
overall converter’s accuracy. For simplicity, ideas are introduced in the context of a 2-bit
pipeline stage and then extended to the 1.5-bit stage used in this design.
4.2.1

2-bit pipeline stage

The block diagram of a 2-bit pipeline stage is shown in Figure 4.4. Note that both the
subADC and subDAC are 2-bit and the amplifier has a gain of 4. Non-linearity in the
subADC is modelled as an input-referred non-linearity error voltage,

All other

components are ideal. Offset errors in the inter-stage amplifier and the sample and hold can
be input referred and included in Ve [Lewis 1987]. A 2-bit stage has the following
thresholds:
subADC:

subDAC:

V

V

—^^,0,

3yref
8

V.

V.

ref

8

1

+■

ref

8

,

+■

3yref
8

where Vref = the full scale (peak to peak) differential input range of the ADC.
An LSB at the 2-bit level is equal to yref/4.
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msb{i}

Figure 4.4 A 2-bit pipeline stage.

If Ve is zero for the full input range, a 2-bit stage will produce an input-output transfer
characteristic as illustrated in Figure 4.5 (a). This sawtooth-like shape is characteristic of
multistage architectures. Qualitatively, each time the input exceeds a subADC threshold
level (decision level) the digital code increments. This causes the subDAC’s analog output
Vdac to increase by one LSB (Vref/4). The output of the stage Vrc,(i} is decreased by Vref i.c.
the subDAC LSB size multiplied by the stage’s gain. This explains the discontinuous
jumps in the transfer characteristic. The slope of the lines is equal to the stage’s gain. The
transfer function can be represented mathematically in piecewise form as follows:
^res{i}

where V.dac.d. =

^ (^res{i-l}

^dac,d )

3Vref
8
Vref

+■

yref

V

“^ref/4

^

Xes|i-1)

^res|i-l 1

8
+ ■

3V.ref
8

V

(d= 00)

4

''resd-U ^

V .
> + ""^

^

(d=01)

X-ef/4

(d= 10)

(d-ll)

and G = the stage’s gain, 4 in this case.
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Figure 4.5 (a) Ideal 2-bit residue versus input, (b) 2-bit residue versus input with subADC nonlinearities.

Now consider the case where Ve is non-zero. Figure 4.5 (b) is a plot of the output residue
versus the input where the first subADC decision level has a negative error, Ven and the
third decision level has a positive error, Vep. Both errors are half an LSB in magnitude.
When the input increases beyond the first threshold level the subADC increments and the
subDAC increases its output by one LSB. The output residue jumps down to -Vref. This is
a problem because -Vref is outside the conversion range of the next (identical) stage. The
same analysis can be applied to the third threshold level. Information is lost because there
is a range of output voltages, Vresfi}, that saturate the next stage and so are not quantised
further by the pipeline. This causes missing codes and non-linearity in the ADC’s output
[Lewis 1987].
Errors in the subADC’s decision levels can be tolerated if the conversion-range (number of
comparators) of the next stage is increased or the gain of the current stage is reduced
[Conroy 1994]. Both approaches prevent saturation of the next stage up to a maximum
decision level error and introduce redundancy into the stage.

Convtniic'i:
raiigf of l!if
Mt\! Nt.lgO

Figure 4.6 Two 2-bit stages in a pipeline with reduced gain, (a) Stage 1 has nonidealities in the
subADC. (b) Stage 2 has no errors.
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Redundancy comes from the fact that the stage now produces certain codes only when
there is a subADC decision level error in the previous stage. Consider two 2-bit stages at
the front end of a pipeline ADC, as in Figure 4.6. Both stages have a reduced gain of 2 and
the first stage has decision level errors, while the second stage does not. First consider the
case where the first stage does not have these errors and so is identical to Figure 4.6 (b). Its
output, Vres{i} never exceeds +/-Vref/4. The second stage’s digital output,

dj

is always either

01 or 10 and the codes 00 and 11 never occur. The stage contributes 1 bit to the overall
ADC’s resolution and has 1 bit of redundancy.
To explain how the redundant bit can be used to correct decision level errors in a previous
stage consider the case where stagel’s transfer characteristic is as shown in Figure 4.6 (a).
If Vin is between -(3Vref)/8 and -Vref/4 stage 1 outputs the code, di =01, and the residue,
Vres{iE which lies between -Vref/2 and -Vref/4. Stage 2 consequently outputs the code, d2 =
00. This code indicates that there is a negative decision level error in the previous stage.
The backend error correction logic simply needs to subtract 1 LSB from di to correct the
error. Similarly, if Vjn lies between +Vref/4 and +(3Vrcf)/8, stage 1 outputs the code, di = 10
and the residue, Vres{i}, which lies between +Vref/4 and +Vref/2. Stage 2 consequently
outputs the code, d2 = 11. This code indicates that there is a positive decision level error in
the previous stage. The backend error correction logic adds 1 LSB to di to correct the eiTor.
The error correction will work for any positive or negative error on any of the decision
levels provided that the associated residue does not exceed the correction range of the next
stage. This corresponds to a maximum Vg of +/-Vref/8 for the 2-bit stage with 1-bit of
redundancy.
The error correction described above requires an algorithm that must add, subtract or do
nothing. Examining the digital output of the ADC reveals nothing about which option is
chosen by each stage. This makes thorough functional testing of the correction logic
impossible. The algorithm is also unnecessarily complex since subtraction is equivalent to
addition after a negative offset [Lewis 1992].
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Figure 4.7 A 2-bit stage with reduced gain and offsets in the subADC and subDAC.

To remove the need for subtraction from the enor correction algorithm the designer can
place a negative offset of half an LSB in series with the input of the subADC and a positive
offset error of half an LSB in series with the output of the subDAC. This is illustrated in
Figure 4.7 and the resultant transfer characteristic is shown in Figure 4.8.

Vres{i}

Conversion
range of the
next stage.

Figure 4.8 Transfer characteristic of a 2-bit stage with a gain of 2 and offsets.

The offset introduced removes the requirement for digital correction logic to perform
subtraction because the digital code is always less than or equal to its ideal value. This is
true as long as the subADC non-linearity does not shift the offset back by more than half
an LSB. Correction range is defined as the amount of decision-level movement that can be
tolerated without error. For this modified 2-bit stage it is still -i-/-Vref/8.
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1.5-bit pipeline stage

Removing the third decision level from the subADC forces a correctable error to occur in
the stage’s digital output [Lewis 1992], The resulting transfer characteristic is shown in
Figure 4.9. There is one less comparator in the subADC and only three digital codes. The
resolution of such a stage is log2(3), which is approximately 1.5. The code 11 is obtained
by the correction logic incrementing the stage’s digital output. This mechanism is
explained with an example below. To obtain code 00 the correction logic does nothing. It
no longer needs to subtract.
Vres{i}

(’onversioii
range of the
next stage.

Figure 4.9 Transfer characteristic of a 1.5-bit stage.

The last stage of a pipeline employing redundancy for error correction must not have any
redundancy itself. This is because there is no stage succeeding it to correct its errors. In this
work the last stage is realised by a true 2-bit flash, see Figure 4.1.
The half LSB offsets in the subADC and subDAC can be implemented by adjusting their
voltage reference threshold levels;

subADC:

V

V

V
V
subDAC: —^,0,-h-^^
4
4

The transfer function of the i'*^ 1.5-bit stage can be represented mathematically in piecewise
form as:
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V'^res(i} =2(v
\ ’^res|i-l} -V
''dac,d /"l

{4.1
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Figure 4.10 Transfer characteristic of a 1.5-bit stage.

slightly greater than 3.Vrei/8.

Implementation of the error correction algorithm for the 1.5-bit stage is best explained via
an example. Consider two ideal 1.5-bit stages at the front end of a pipeline ADC and an
input, Vin slightly (AV) above 3Vref/8 (see Figure 4.10). With the third comparator still in
place this input would result in code 11 (see Figure 4.8). Instead, the stage outputs:
di = 10

And the residue:
V.s,=2(V.„-V,,,,„)
=

2

3.y

leL + AV

V.ref A

Vv
V ,
= -^-e2.AV
4
Since the next stage has the same decision levels and AV is small, it outputs:
d2= 10
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To correct the msb’s (code di) we shift

62

left by one bit (equivalent to multiplying it by 2)

and sum the two codes,
di =
d7=

10
10 +

110
The above example illustrates the mechanism whereby redundancy can be employed to
correct offset errors in the comparator’s references of up to +/-Vref/8. The correction
algorithm works for every sub-ADC decision level in all the stages, except the last as long
no stage’s residue exceeds the conversion range of the stage following it. Hence, once the
bits from each stage are re-aligned in the digital backend, correction can be performed by
summation in a ripple-carry adder. The introduction of redundancy greatly relaxes the
accuracy requirements placed on the comparators, that make up the sub-ADC. However,
such a mechanism cannot correct subDAC reference errors or inter-stage gain errors. These
are discussed in section 4.4.
4.3

Elimination OF THE SHA

The SHA’s requirements with regard to linearity and settling time are as stringent as those
for the first stage in the pipeline. Owing to the fact that it sits at the front end and has unity
gain, the SHA invariably consumes a considerable portion of the converter’s overall noise
budget (see section 7.2). For these reasons, and to reduce power consumption it is desirable
to remove this block completely from the design, moving the sampling operation into the
first stage. The 1.5bit/stage architecture is best suited to this approach because of the large
comparator errors it can tolerate [Mehr 2000; Chiu 2004; Hemes 2004].
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elk

Figure 4.11 Error voltage due to the early clocking of the suhADC.

Consider removing the SHA and allowing the first stage to sample the input signal directly.
The comparators making up the subADC block need to be clocked before the end of the
stage’s sample phase to ensure that the subDAC’s output will be ready before the start of
the hold phase. This essentially means that the comparators sample the ‘wrong’ input. This
is illustrated in Figure 4.11. The voltage error can be treated in the same way as an offset in
the subADC. It is removed by redundancy and digital error correction as long as it does not
exceed the stage’s correction range. A quantitative analysis is now used to expose exact
limits.
Let tc = the time difference between the comparator being clocked and the end of the
sample phase i.e. the falling edge of phi2d.
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For a worst-case approximation of the error between the signal held on the sample
capacitors and the signal latched into the comparators assume a Nyquist rate input:
V,„ =Asin(2;^:A't^)

Take the comparator and sample instants as occurring at -iJ2 and +iJ2 about the input’s
point of greatest slope (180°). This gives the worst-case voltage error:
Vwee

c

-Vs

where
r

A4

V =Asin

V

V

V =Asin nf

2

t+■

; the subADC’s input voltage.
J)

t

; the sampled input voltage.

Then,
Acc=-2Acos(7rf,tJsin /rf

Since, fs = ts' and cos(7r) = -1, we get,
(

y._ =2Asin

n t.
V 2 t *)

{4.2}

Equation {4.2} exposes a linear relationship between the worst-case error voltage, Vwce
and the ratio of tc to ts. This equation intuitively makes sense because if tc is zero there is
no voltage error and if tc = ts the worst-case error is at its maximum. The maximum voltage
error that a 1.5 bit pipestage can correct is -i-/-Vref/8. Vref is 1.5V in this work so the first
stage can correct for any error up to -i-/-187.5mV. In practice, device mismatch and
movement of the subADC references will “eat into” this correctable range. By allowing
half of the range for mismatch and reference variation, a more realistic figure of +/93.75mV is arrived at.
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Worst Case Error for Nyquist Rate fin [mV] vs. Sampling Freq. [Hz]

Figure 4.12 The worst case voltage error for a Nyquist rate input signal vs. sampling frequency for
tc=10()ps, 2()0ps, ..., 500ps.

For Nyquist operation at lOOMHz, the first stage’s subADC must not be clocked earlier
than 400ps before the end of the sample phase and all other correctable errors should
contribute less than 93.75mV of error. For all subsequent stages these constraints are
relaxed because they never see a Nyquist rate signal at their input, due to the sample-andhold function of each stage.
Removal of the SFIA translates into substantial power savings. In [Min 2003], a very low
power 10-bit 80Msamples/s pipeline ADC using an opamp-sharing technique is presented.
In that work the SHA’s OTA consumes about 34% of the total opamp power.
4.4

Pipe-stage Performance Requirements

Before design can begin on the components of a pipeline stage, the factors that will
degrade the ADC’s SNDR and linearity need to be investigated thoroughly. Errors in a
stage’s subDAC reference levels and gain are highly problematic. It is important to note
that these errors are qualitatively and quantitatively different from subADC threshold
offsets. The digital correction schemes discussed in section 4.2 will not remove them. The
discussion here centres around the undesirable movement of a given stage’s transfer
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characteristic due to gain and subDAC reference errors. The analysis is of practical value
because it provides direction for the design phase. By examining “uncorrectable” errors
and their effect on the ADC’s transfer characteristic it is possible to define component
specifications that will predict good performance.
4.4.1

Stage Gain Requirement

To examine the effect of amplifier gain error in a stage, as illustrated in Figure 4.13,
consider,
y =-AV+-

Vref

where AV > 0 and extremely small.
Vresj i}

Figure 4.13 The ideal static characteristic of a l.Sbit stage with an inter-stage gain of G = 2, compared
with a non-ideal gain of G = 2(1-G*)

The resulting bits from the stage are di =01. The sub-DAC output is Vdacoi = 0 V. Hence
the stage’s output i.e. residue:
V.es,u=G(V„-V,^.,„)

=G

j^_AV
4

Since AV ~ 0,
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V ,
Vresi 1} - ^
G-——
.

If the non-ideal gain is G = 2(1 - Ge), the error in the residue is:
V'^resin.e =G

V.ref

The previous analysis does not take into account any movement of the subADC decision
levels. Consider Figure 4.14. Clearly, while the decision level movement itself does not
cause error if it stays within -i-/-Vref/8, it worsens the degradation due to inter-stage gain
error.
Vr<»{0

Figure 4.14 1.5-bit transfer characteristic with gain and subADC errors.

Repeating the analysis and including a worst-case subADC reference movement on the
first threshold i.e. - Vref/8 (Vjn
^res{ i ),e

-AV + Vref/2) yields,

^e^ref

The gain error from a single stage must be less than the m least significant bits (LSB’s) of
the remaining resolution 2^ [Lewis 1992]. Otherwise it will degrade the signal for the
following stages.

GeV„r <m2V„,r
G, <m2'-'
The gain error must be restricted to at most half an LSB, giving,
G^<2-^

{4.3}

Hence, the preceding simple analysis affirms the statement made earlier, that the relative
accuracy of the inter-stage gain in a given stage must be concordant with the resolution
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remaining after that stage. A corollary of this point is that accuracy requirements for each
stage decrease towards the pipeline’s backend. Consequently the power consumption of
individual stages can also be scaled. Eqn.{4.3} is used to evaluate the open-loop gain
required from each stage’s amplifier in section 5.1.4.1.
4.4.2

DAC Errors

The effect of an error contributed by the subDAC in a pipe-stage is now analysed. Figure
4.15 depicts an eiTor in just Vdac.oi of -Vref/16. This corresponds to an error in the stage’s
output residue of G.Vdac.oi or -Vref/8 when the stage’s gain is 2. An error in the subDAC
reference voltage causes a vertical shift in the conesponding portion of the output
characteristic. This is like an offset on the output but it only occurs for code 01 here.
Unlike a comparator reference offset, it cannot be input referred and removed with
redundancy and error correction. The error must be less than m LSB’s of the resolution
remaining in the pipeline, r,
2V.

< m-

ref

Hence, the relative accuracy.
Vdac.e

Vref

^

IBl

G2 r-1

Assuming an ideal gain of 2, the maximum error on the residue should be half an LSB of
the remaining resolution i.e. m = 0.5, giving.
Vdac,e
yref

^ 2^-(r+\)

This means that the relative accuracy of a stage’s subDAC levels must be concordant with
the resolution of that stage and the remaining stages.
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Vres{i

Vres{i-1

Figure 4.15 The ideal static characteristic of a 1.5-bit stage showing the effect of a DAC error on the
curve.

4.4.3

Random Device Mismatch

There are two main analog processing blocks used in this work that can be sensitive to
mismatch. These are the OTA and the comparator. The transistors that make up the OTA
need to be very large, and so are inherently well matched. The OTA’s dc offset can be
summed with comparator error directly. The comparator is allowed to have substantial
offset due to redundancy, as discussed in section 4.2. Hence dc offset compensation
techniques are not required in this design.
4.4.4

Capacitor Match ing

Capacitor matching is critical in a pipeline ADC as the capacitors determine the interstage
gain and interstage gain errors are not removed by error correction. Capacitor trim arrays
or capacitor averaging techniques must be used for pipelines that aim for greater than 10bit resolution to ensure better than 0.05% matching in the front end [Abo 1999, p96].
Metal-metal capacitors are suitable for this work [Aparicio 2002].
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Final Design of the ADC and Scaling

The requirements on each stage of the pipeline as regards settling-time, gain-error, inputrefen'ed noise and capacitor matching are relaxed towards the backend of the ADC. This
fact suggests that each stage could be a scaled-down version of the first stage to lower the
overall power consumption. This approach is taken in some designs but naturally each new
stage requires more work in layout. For this reason and due to time constraints, this design
uses only two distinct pipeline stages. The final design is depicted in Figure 4.16. The
typell stage has the same topology as typel but all its switches are scaled down by at least a
half, its capacitors are 43% of typel’s, and the widths of all transistors in the OTA are
halved. Power reduction is then achieved by scaling the bias cuiTents fed to each stage.
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Figure 4.16 Architectural overview of the final design.
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Summary

This chapter discusses the 1.5-bit per-stage architecture selected for this 10-bit pipelined
ADC without getting down to the transistor level. The main components of the system are
introduced, along with a look at the timing of stages for concurrent operation. The
elements that make up a pipeline stage, namely the subADC, subDAC, subtractor and SHA
are explained, as well as, some of the performance requirements. A 1.5-bit stage
encompasses redundancy to allow comparator errors to be removed digitally by the
backend circuitry. The concepts behind the technique are not trivial. For this reason
redundancy and error correction are explained as a progression from a 2-bit per-stage
ADC. To minimise the converter’s thermal noise and power consumption, the SHA,
traditionally employed at the front end, is removed in this design. Qualitative analysis
shows that removing the SHA introduces an error between the voltage that the comparator
operates on and the sampled voltage. The error can be corrected up to a limit because of
redundancy present in the first stage. Quantitative analysis exposes the exact limits and
places timing constraints on the first stage’s comparators. Finally a top-level overview of
this design is given, with a description of the scaling strategy devised.
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PIPE STAGE COMPONENTS

The 1.5-bit stage, sub ADC and subDAC have so far been discussed from a top-level
viewpoint. This section focuses in depth on their circuit-level implementation for a 10-bit
pipelined-ADC operating at lOOMsamples/sec from a nominal 1.8V supply.
5.1

Multiplying-DAC

A 1.5-bit pipelined ADC stage contributes 1 bit of resolution to the overall ADC and has
half a bit of redundancy for error correction. It consists of a SHA, a subDAC, a subADC
and a subtractor; refer back to Figure 4.3. Fortunately all of these functions, except the
subADC, can be integrated into a single switched capacitor block. This block is commonly
referred to as a multiplying-DAC (mDAC). It is illustrated in the context of a 1.5-bit stage
in Figure 5.1.
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SHA with a gain of two.

The SC topology used to create the unity gain SHA was described in section 3.1. The same
topology could be used here to create a SHA with a gain of 2 simply by doubling the value
of Cs (refer to eqn.{3.1}). The problem with this approach is that feedback factor is
degraded. Ignoring opamp input parasitics, it drops from a half (C/2C) to a third (C/3C)
going from unity gain to a gain of 2 respectively. To maintain the same gain error in closed
loop, the OTA’s open loop gain would have to be increased by 50% (see eqn.{3.4}).
Another configuration, which improves the feedback factor, is shown in single-ended form
in Figure 5.2. It samples the input signal onto both the sample and feedback capacitors
simultaneously (phi2) and then connects Cf into a negative feedback loop around the OTA
(phil). The improvement in feedback factor is achieved because the transfer function
becomes:
Vout

_J

v_ ~

Cs

{5.

C,

A closed-loop gain of 2 can be achieved by setting

Cs

= Cf and the corresponding feedback

factor is a half (C72C) [Cho 1995, pl5-19], [L^wis 19921. Capacitor matching is also
improved because

Cs

and

Cf

are equal in size. Making

Cs

equal to twice

Cf

for a gain of 2

in the other SC topology would result in poorer matching. A fully differential version of
the configuration shown in Figure 5.2 is used in the mDAC.

Figure 5.2 Alternative SC SHA circuit.
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MDAC

The fully differential SC realization of the mDAC used in this work is shown in Figure 5.3.
The input signals range from -Vref/2 to + Vref/2 differentially, where Vref is 1.5V. The
circuit uses the same principles of bottom plate sampling described for the SHA in section
3.1. Its sample mode is defined by the phi2 clock phase. When the mDAC enters it’s
sample mode, switches SI, S2, Sll, SI2, S3, S4 and S5 are closed and the input is sampled
differentially onto both the sample (Cs) and feedback (Cf) capacitors. The subDAC is in
essence an analog multiplexer (MUX). It consists of some standard logic gates and
switches. Note that when phi2dac is off (low) it presents a high-impedance at its outputs
and is effectively disconnected from the rest of the circuit.
A fixed amount of time before the end of the sample phase the subADC is clocked. It is
clocked early so that the MUX’s outputs are guaranteed to be ready before being clocked
by phi2dac. The subADC’s outputs, msb and Isb, are then used by the analog MUX to
select a combination of its input references to connect to its outputs (V^acp and Vdacn). For
example, a code 00 from the subADC causes Vrcfn to be connected to Vdacp and Vrefp to
Vdacn- Differentially this will cause |Vrefn-Vrefp| to be subtracted from the sampled input
when the mDAC enters the hold phase.

I.
i
'ilnp 1^-
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Figure 5.3 SC implementation of the l.Sbit mDAC.

The clock phase, phi2dac has the same falling edge as phi Id but its rising edge occurs
approximately 350ps earlier; see Figure 5.4. This is to account for a known delay through
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the MUX’s logic gates. It means that the outputs Vdacp and Vdacn leave their highimpedance state at almost exactly the same time as the rising edge of phildd. They re-enter
the high-impedance state slightly earlier than the falling edge of phildd, defining the end
of the mDAC’s hold phase.
Transient Response
VT(”/f2dacA")

Figure 5.4 Plot of fZdac and fid taken from a Spectre^ simulation of clockgen A.

Mathematically the circuit in Figure 5.3 can be represented in a piecewise form. This
representation is derived by forming expressions for the charge in the system at the end of
each phase, as done for the SHA in section 2.1. Refer to [Conroy 1994, pi 19-132] for a
thorough derivation.

http://www.cadence-europe.com/
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Vres = 1-f-
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2

0

{5.2}

dac.d

’

V'^res{i-l} <
^

;

_ Vgref

•

V

(d= 00)

g

V

^ V
< + ref
^ Ves{i-1} ^ ' g

V
2

’

where Vres — Voutp ~ Voutn» ^in ~ ^inp " ^inn,

'"resP-ll^^

and Vdac.d —

g

(d=01)
(d= 10)

^dacp “ ^dacn-

From eqn.{5.2}, if Cs and Cf are made equal then the SC circuit in Figure 5.3 provides the
transfer function required for a 1.5-bit stage, see eqn.{4.1}. Note that the subDAC’s
references have to be gained-up by a factor of 2. The subDAC reference levels : Vrefp, Vcm
and Vrefn can be generated from a single differential reference, where Vrefp and Vrefn are
+Vref/4 and -Vref/4 respectively. Differential zero, instead of Vcm is used in practice by
shorting the MUX’s outputs together.
5.1.3

Analog multiplexor (subDAC)

Shown in Figure 5.5, this block consists of some simple logic and switches to decode the
input from the subADC and output the appropriate voltage references on Vdacp and Vdacn-

mux<2> = msb.f2dac

muxb<2> = mux<2> = msb + f2dac

mux<l> = lsb.f2dac

muxb<l> = mux<l> = Isb + f2dac

mux<0> = aux.f2dac

muxb<0> = mux<0> = aux + f2dac

The logic gates and switches are made up of 0.18pm transistors. The subDAC clock,
phi2dac must be 1.8V for this reason.

54

CllAP'l'ER 5

Pii^E Stage ("omponents

^
iP '•

il[>"

^i—3>^

Vrefp •-

►Vdccp

^vnn

o
muxb<1>

iO

■d^""—P~
?_I5,

vrJT

fv^F

Figure 5.5 Schematic of the analog multiplexor.

For each switch to achieve high on-conductance with the three different bias levels: S2, S4
and S7 are NMOS transistors, while SI, S3, S5 and S6 are PMOS (see section 3.3.5). Table
5.1.1 describes the operation of the MUX, where Vtiac=Vdacp-VdacnfldaTl msb

Lsb Aux

mux<2:0>

muxb<2:0>

000

111

000

111

000

111

001

0

:

TTo

010

101

100

mi

Vdacp lEi;Vdacn

Vdac

■Vref/4 X+Vref/4

-yref/2

Vcm

Vcm

0

+V,4f/43 U -v'3'411 +V.s^2

Table 5.1.1 Analog MUX truth table.

5.1.4

Further pipe-stage performance requirements

Now that the circuit-level operation of a stage has been described it is possible to further
analyse the pipe-stage accuracy requirements. This analysis was started in section 4.4 and
covered in detail in the following sections.
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OTA low-frequency, open-loop gain

Relating back to eqn.{5.1}, the static transfer characteristic of the mDAC including
feedback factor is,
V
1 + C /C
-^ =------- ^-4V,„

l + (A..f)'

{5.3}

where, Ay is the low frequency open loop voltage gain of the OTA, f is the feedback
factor:
f=

C,

G + C, + C^

(5.4)

and Cp is the parasitic capacitance at the OTA’s input.
Since, V,„=G,V„,
Ge=(A.fy'

(5.5)

Ay.f is known as the loop gain of the feedback system and clearly the larger it is, the lower
the gain error is in closed loop. As an example consider the first stage of a 10-bit pipeline
ADC. Here the assumption is made that there is no parasitic capacitance contributed by the
opamp and that the sampling and feedback capacitors match each other exactly. In this
scenario the feedback factor is exactly a half i.e. f = 0.5. The gain error must be restricted
to at most half an LSB of the remaining resolution, r, from eqn. 5.1.1, giving,
G.=(A.f)'<2'
=>

A, > 2’*'

The first stage contributes 1 bit of resolution to the overall ADC. Therefore, its OTA must
have an open-loop gain of:
A, >2'"
=>

A,> 1024(or60dB)

In this work Cp is approximately 40% of Cs or Cf, which degrades the feedback factor to
0.42 so this necessitates at least lOdB more gain.
5.1.4.2

Noise

Firstly consider a simplified sample and hold consisting of just a switch and a capacitor
(Figure 5.2). The switch’s finite on-resistance generates thermal noise. This thermal noise
is low-pass filtered by the R.C combination of the switch and sampling capacitor.
Integrating the resistor noise spectral density weighted by the low-pass transfer function
gives the mean square noise voltage on the capacitor [W & H 2002],
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'

5.6}

C

where k is Boltzmann’s constant (1.38x10'^'^ J/K), and T is absolute temperature.
The result is that the noise voltage sampled is independent of the switch resistance, R. This
seems surprising at first, but is a well-established result [Cho 1995, pi 1]. Eqn. 4.1.4 shows
that the only control the designer has over this kT/C noise is the size of the sampling
capacitor. Now consider the SC SHA in Figure 5.2. During the sample mode, when the
phi2 clock phases are high, kT/C noise is sampled onto both Cs and Cf as the input is
sampled. The magnitude of this noise at the end of the sample mode, from eqn. 4.1.4 is
‘

G+c,+Cp

where Cp is the parasitic capacitance seen at the OTA’s input.
Assuming Vjn = 0, to simplify analysis, the total noise charge is
^=kT(C, + C, + C^)

In the hold mode the signal and noise charge is redistributed onto just Cf and the resulting
rms output voltage is:
— ^kT(C3 + C,-HC^)^kT 1

C“

C, '

f

{5.7}

where f is the feedback factor.
For the differential implementation of the SC SHA in Figure 5.2, the noise power in
eqn.{5.7} is doubled [Cho 1995, A2]. This assumes that the noise on each side of the
differential circuit is uncorrelated. The OTA itself contributes additional noise during the
hold phase,

. The main source of this noise is the input and load transistors in the

first stage. It is uncorrelated with the kT/C noise and thus the total mean-squared output
referred noise can be expressed as:
'^n

= V'
'^s.oul -f-V“
^ '^n.OTA

This mean-squared noise can be referred back to the input by dividing

158}

by the square of

the circuit’s voltage gain in closed loop. In the same way, the noise contributed by each
pipeline stage can be referred back to the input of the ADC, and the effect on SNR can be
examined. In section 7.2, this method is used to determine the minimum size capacitors for
each stage. This analysis yields two important parameters for designing the OTA:
capacitive loading and noise budget.
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Jitter

Jitter on the input clock of the ADC causes random deviation of the sample instants from
what should ideally be equally spaced points in time. Figure 5.6 illustrates clock jitter on
the falling edge of the sampling clock phase phi2d. Deviation from the ideal causes
incorrect samples to be taken because the signal defining the sample instant occurs either
too early or too late. The error in the voltage sampled is related to the frequency, fin and
amplitude, Vjn of the input signal, as well as the r.m.s. value of the jitter, Ojiuer- More
specifically, the following equation describes how SNR can be limited by jitter [W & H
2002, p26].
SNR=-201og,„(2;rf,„(T„„„)

{5.9)

In section 7.3, this degradation of SNR with fjn and ojitter is examined with the help of
Matlab models and simulations in Spectre. Some results are also presented. It is important
to note that clock jitter mainly affects the first stage of the pipeline. This is because the first
stage has a rapidly varying input signal. Small variations in the sampling times will
correspond to large variations in the voltages actually sampled. The input to all the other
stages at their sampling instants will be residues from the previous stages. These residues
will have settled very close to their final values. Hence jitter on these sample times will
cause very little error in the voltages sampled.
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phi2d

5.2

Operational Transconductance Amplifier (OTA)

The OTA poses a difficult design challenge. The first stage’s OTA has the most stringent
requirements to meet, with these being increasingly relaxed towards the backend. This was
designed first because all subsequent stages can be scaled-down versions of it. For the
ADC to achieve a clock rate of lOOMHz, the OTA must settle quickly. Therefore it must
have high bandwidth. In addition, using minimum length transistors in the signal path
reduces associated parasitic capacitances and pushes non-dominant poles to high
frequencies. Signal-to-Noise Ratio (SNDR) must also be maximised. It is the converter’s
most important dynamic performance metric. To help realize this, only fully differential
designs are considered and optimal use is made of the available headroom. Hence
operating with a minimum supply voltage of I.6V, individual transistors are constrained to
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a Vdsat of 100-150mV. To reduce gain-error and non-linearity in closed loop to acceptable
levels, an open loop gain of 70-80dB is typically required (to allow for the drop over

pvt'*').
To translate the preceding infonnation into topology specifics, consider the small signal
model of a MOS transistor. In this model a device’s intrinsic gain can be represented by
the product of its transconductance and output resistance, gmrds- Simple opamp topologies
can only achieve gain of this order. In a standard production O.I8/rm CMOS process, with
a Vdsat of lOOmV, gmrds will vary from 5 to 50 depending on drain current. At least three
such stages would have to be cascaded, in order to satisfy our high gain requirements.
Another option is to cascode the input and load transistors, making (gmrds.) of gain
possible. Triple cascoding is not viable because of headroom constraints. Hence, the list of
feasible architectures has been narrowed down to the following;
A. Telescopic Cascode
B. Folded Cascode
C. Regulated (Gain-boosted) Cascode
D. Two-stage
E. Three-stage
The next few sections examine some of the pros and cons of these architectures, arriving at
the final design with specific information on its implementation.

5.2.1

Telescopic Cascode and Folded Cascode

This is the simplest single-stage amplifier examined. It is fully differential and consists of a
cascoded differential pair with cascoded loads. Because it has few devices it is inherently
fast and low noise, with moderate gain. It is typically very efficient and relatively
straightforward to stabilise.
This amplifier has a low frequency gain of:

A. =g„i,p,((g„,rj,)e,,,„(ra,);,p|((g„r,,)„,p(r,3),„,,)

{5.101

The telescopic cascode can achieve 60dB of low frequency gain, with a unity gain
bandwidth of over IGHz and 70° of phase margin. This is not enough gain for the first

PVT is a commonly used acronym, which denotes simulations covering a range of process corners (P),
supply voltages (V) and temperatures (T).
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stage of the pipeline. Another difficulty is that it has limited input common mode range.
This could potentially cause difficulties for it in closed-loop.
The folded cascode is an option because it overcomes the poor input common mode
drawback of the telescopic cascode. It does this by not stacking the cascode transistor on
top of the input device. In this topology PMOS input transistors can be used for voltage-tocurrent conversion. The folded cascode also fails however because with similar power
budgets it typically has lower d.c. gain (by a factor of 2/3) or poorer bandwidth (for the
same gain). This is because the folding action adds an extra gds term in parallel with the
load, lowering one of the non-dominant poles in the amplifier’s transfer function [Razavi
200I,p30I-307].

biasPlood

biasPcas

c
c

Voutn

Voutp

biasNcas

Vinp

Vinp

c
Vcmfb

' Voutp

c
Vlnn

Vcmfb

Vmn

c
gnd

Figure 5.7 Telescopic Cascode (bias circuits not shown)

As stated, the gain of the telescopic cascode described is not sufficient for the pipeline’s
first stage. A technique known as gain-boosting can improve this while not degrading
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frequency response [Bull 1990]. Referring to Figure 5.8, the auxiliary amplifier increases
the intrinsic gain of the cascode (N2) by a factor approximately equal to its own gain AauxA doublet (pole and zero at the same frequency) occurring in the signal band can cause a
sluggish transient response so the auxiliary amplifier’s unity gain bandwidth must be
chosen carefully [Das 2002].

k
Vgf 1^------- 1Acu.

1 L
1

Figure 5.8 Gain boosted cascode (N2).

To maximise the output swing of the telescopic cascode, each transistor’s Vdsat was
designed to be around lOOmV. At least a further lOOmV was allowed for V^s to ensure that
every device operates in saturation. These values were arrived at through extensive
simulation. Operating from a 1.6V supply (90% Vdd), the maximum differential output
swing is 1.6V at room temperature. However a problem arises over the system’s full
temperature range because Vjsat increases (carrier mobility decreases) with temperature.
The lOOmV of (Vjs - Vjsat) allocated to the load and input devices at room temperature
(27°C), drops significantly at 90®C. These transistors can fall out of saturation and thus the
telescopic cascode OTA cannot maintain its performance over temperature unless it is
given more headroom. The only way available to do this is to reduce the output swing,
which reduces SNR.

5.2.2

Three-stage

Here a different approach is taken to the problem. The cascoded, single stage amplifier
tries to achieve all its gain in one stage, while maintaining good bandwidth and wide swing
over all comers. This is very challenging. An alternative is to consider a cascade of lowgain amplifier stages. Such stages do not need cascoding, making more headroom
available. In turn larger Vdsat means narrower transistors can be used, improving frequency
response. Three such stages are required to meet our gain requirement: (gmEds)'^-

62

Pipe S tage Componen ts

Chap i er 5

Figure 5.9 Three-stage Amplifier

Hence, by cascading three low-gain stages that are inherently wideband it should be
possible to meet the entire design criteria. The output swing requirement of each stage is
divided down by the next stage’s gain from the last stage to the first. To maximize the
headroom available in the first stage, it is designed to have the highest gain (Avi=30,
Av2=Av3=20). Meeting the low frequency gain requirement was trivial. However the poles
and zeroes contributed by individual stages made this amplifier difficult to wideband in
practice. The zeroes are created by the feed-forward path through the gate-drain
capacitance (Cgd), and typically occurred lower in frequency than the poles due to the
Miller effect. Manipulation through careful device sizing and frequency compensation
yielded either poor bandwidth or insufficient phase margin.
Some specific difficulties encountered with this architecture were:
•

To push out fpoie while maintaining the gain: Rout must be reduced and gm(i/p)
increased. This can be achieved by increasing Ij, but Wj/p must also increase to
allow for the fact that gm is proportional to Vlj, while gds is prop, to Id. Hence Cdd(i/p)
increases and lowers fpok again.

•

To push out fzero while maintaining gain: the Cgd of the next stage’s input transistors
must be reduced. This involves reducing Wj/p of the next stage, resulting in a lower
gm,

•

hence a larger Rout (lower gds) is required for the next stage, lowering its pole.

The implementation outlined in Figure 5.9 requires three separate common-mode
feedback loops.
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To conclude, it is very difficult to design an amplifier with stable common-mode and
differential-mode operation when cascading more than two differential stages.
5.2.3

The Final Design

The cascoded single-stage amplifiers cannot maintain their performance and wide output
swing over temperature. The three-stage amplifier is troublesome from a frequency
perspective. However a two-stage OTA, combining elements of the two approaches
discussed can provide a solution. A non-cascoded second stage allows wide output swing
and relaxes this requirement on the first stage by a factor equal to its gain. This leaves
more headroom in the first stage to keep all the transistors in saturation over PVT corners.
5.2.3.1

A rch itectu re

An outline of the final design is shown in Figure 5.10. It is a fully differential OTA with an
NMOS input, telescopic-cascode first stage and a PMOS input, common source second
stage. It uses modified cascode frequency compensation [Wongkomet 2002]. An OTA’s
parasitic input capacitance degrades the feedback factor when it is utilized in a switched
capacitor gain stage. For this reason an NMOS differential pair is used. The NMOS
transistors have lower input capacitance than PMOS devices with the same intrinsic gain
(Pn is approximately 4.7 times Pp). That said, PMOS transistors are still used for the second
stage’s input so that the common mode of both stages can be controlled by one feedback
loop, as is discussed in section 5.2.3.2.
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Figure 5.10 Two-stage OTA (bias circuits and CMFB not shown)

5.2.3.2

Common Mode Feedback (CMFB)

All the fully differential amplifiers discussed, by their very nature, have poorly defined
output common mode (CM) levels. This arises from trying to balance an n-type current
source with a p-type current source. Because of the high output resistances even small
mismatch will drive one of the two into the triode region. Differential feedback does not
set the level so an explicit common mode feedback circuit is necessary. The CMFB loop
can be broken down into these components [Razavi 2001, p314-324]:
A. Output CM sense
B. Reference comparison
C. Error return
The CM is simply the average of the differential mode (DM). There are many circuit
techniques for finding this average. Resistors can be used but they must be large enough
not to load the amp’s output, for high frequency operation. This necessitates tens of mega-
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ohms of resistance, large area and substantial parasitic capacitance. Source follower
transistors operating in saturation and common source transistors operating in the triode
region can also be used. These both limit the output swing because they have limited linear
range i.e. they must be kept in their respective operating regions. Fortunately, switched
capacitors can also be used for CM sensing. Reference comparison and the return of the
subsequent error signal to the amplifier’s bias circuits are generally performed by the same
circuitry. The error can be returned to either the n-type or p-type current sources.

Vipcm

Dynamic CMFB, also known as switched-capacitor CMFB, is commonly used in pipeline
ADC’s because it does not consume static power. It can be implemented using four
capacitors and two clock phases [G.H.L.M. 2001, p832-835], but will function with just
two capacitors and one ‘reset’ phase [Cho & Gray 1995; Yu 1996].
It operates as follows (see Figure 5.11): during its reset phase (corresponding to the stage’s
sample phase) all the switches shown are closed, forcing the desired bias voltage
(Vcmfbapprox) o^to the gate of N3 and the desired CM voltage onto the outputs. Vcmfbapprox is
generated by a replica bias circuit as shown on the right side of Figure 5.11. All switches
are then opened before the stage enters its hold phase. If there is a change in the CM
voltage at the outputs it will cause a proportional change at node X, hence varying the
NMOS current via N3. For example, suppose the NMOS devices are sinking more current
than the PMOS devices. Attempting to restore balance to these two currents, the Yds across
the PMOS devices increases, producing more drain current because of channel length
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modulation. Hence the CM voltage drops. This drop is sensed by the CMFB caps and
coupled onto N3’s normal bias voltage, thereby reducing the current in the NMOS devices
and restoring the desired output CM level.

Figure 5.12 Two-stage OTA with CMFB and frequency compensation shown.

A static-CMFB system in the strict sense relies on an amplifier that is always connected in
the loop. This CMFB amplifier then performs the reference comparison and returns the
error via biasing circuitry to the main OTA. The loop is never explicitly reset. The CMFB
used in this design is not strictly static or dynamic, but a mixture of the two. It uses a
switched capacitor sense circuit with an amplifier to perform the reference comparison and
error return functions. It does not require a replica bias circuit. Figure 5.12 shows part of
the CMFB system. Switched capacitor CM sensing had to be used for the reasons
discussed earlier in this section. It is shown separately here in Figure 5.13. Note that ‘phi’
denotes the SC circuit’s sample phase, which corresponds to the CMFB’s reset phase. All
switches are closed in this phase and the outputs are forced to Vopcm- Note that the first
stage’s outputs must also be shorted (switch SI in Figure 5.12). A differential pair with
diode-connected loads does the reference comparison. The resulting error is applied to the
PMOS current source in the main OTA’s first stage. Note that the drain currents and
widths in the CMFB amplifier are exact scaled down versions of their corresponding
transistors in the main OTA. The loop works under the same principle as the simple
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dynamic CMFB loop described previously. Loop stability is very important here.
Excessive oscillation or divergence of the CM causes degraded OTA performance. In the
extreme it can cause clipping or even prevent the OTA from functioning.
Voutp

Voutp

phidd
CN

U

00

Vcmsense

Vcmsense

phi

00
CN

O
Voutn

00

Voutn

Figure 5.13 SC CM sense circuit.

There are differing opinions as to whether the bandwidth of the CM should be greater or
less than that of the DM. But they should never be the same or the amplifier will be
unstable. Similarly, some designs use two explicit feedback loops, to control the output
CM of each stage separately [Mehr 2000; Kelly 2001]. This is essential when both stages
have differential pair inputs. The CMFB loop encounters poles and zeroes belonging to the
main OTA as well as its own. This design does not attempt to achieve high bandwidth and
uses one loop, implicitly controlling the first stage’s output CM. Thus it reduces power
consumption and simplifies implementation. The result is that the CM is allowed to drift
slightly away from its ideal during the hold phase, this drift is slowed by the CMFB and
pulled back during the reset phase. Numerous iterative transient simulations of a complete,
loaded, switched capacitor stage facilitated optimisation of the CMFB. Some of the
“tweaking” involved:
A. Improve phase margin by reducing loop gain. This can be done by splitting the
main OTA’s p-type current source into two parallel devices, providing one with a
constant (static) bias voltage, the other with the CMFB signal and adjusting the
ratio between the two.
B. Minimise charge injection from switches. This causes CM levels to jump and an
error between the voltage seen on the sense node and the actual output CM level.
C. Adjust the compensation scheme. Originally capacitors from both cascode nodes
(PMOS and NMOS) to the output were used for frequency compensation. This was
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found to have a detrimental effect on the CMFB loop’s stability because the PMOS
cascode node lies in the CMFB signal’s path. Just using capacitors connected
between the NMOS cascode nodes and the outputs, then increasing their size
appropriately improved the situation.
D. Size the Ccmfb capacitors. A trade-off exists here between loop bandwidth/stability
and resilience to charge injection from switches.
5.2.3.3

Effect of Device Mismatch

The following equation predicts the Vt mismatch for adjacent devices with equal layout
areas [Lovett 1998; Drennan 2003]:
(t(AV,) = A^(WL)-“'

(5.11}

where, Avt is a constant. Hand calculations using foundry Avt mismatch data reveal that at
6o, AVt ~ 9.5mV and AVt ~ 3.3mV for the NMOS input and PMOS load transistors in the
final design respectively. Beta and Idsat mismatch were found to be negligibly small in
comparison. The device mismatch contributes to the amplifier’s offset voltage. Offset does
not affect the next stage because it is fully differential. This was confirmed using a
transient simulation of the full pipeline with mismatch included. It demonstrated no
degradation of the converter’s dynamic performance. However, consideration must be
given to this offset when designing the comparator, because it means that the signal does
not have the same CM as the references.
5.2.3.4

OTA Noise

Most of the gain in the OTA comes from the first stage. Modeling the OTA as a single
stage amplifier, allows a conservative estimate of its output noise to be made. This is done
simply to verify the results of closed loop simulation of the OTA’s noise. The following
equation expresses the mean square thermal noise voltage at the output of such an OTA
[Cline 1995, p244-247].
om,ip

om.load

V.n.OTA

kT

{5.12}

where k is Boltzmann’s constant (1.38x10’^^ J.K'*), T is absolute temperature, gm,ip and
gm.ioad are the input and load transistor transconductances respectively, f is the feedback

factor, and CL.eq represents the total capacitive loading on the OTA. It can be expressed as
Q..=Q+C/(1-/)

{5.13}
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where Cl is the input capacitance of the next stage and Cf is the feedback capacitance.

Entering the appropriate values into eqn. {5.12} delivers a figure for the OTA’s mean
square output noise that is in the region of lOOnV . Closed-loop noise simulation, as
expected, returns a higher value of 138nV for the mean square noise (Integrated from
IkHz to 20GHz). A noise summary isolated the input and load devices in the first stage as
the main contributors of noise.
5.3

SubADC

The subADC designed for this project is based on a simple 2-bit flash architecture. Its
schematic is shown in Figure 5.14. It consists of two identical, fully differential dynamic
comparators and three NOR gates. The comparators’ circuit topology is discussed in
section 5.3.1. Compx and compy have differential decision levels at +Vref/8 and -Vref/8,
respectively. The output, aux, is not required but there are two good reasons for its
inclusion. It can be used by the logic in the analog MUX (subDAC) and it helps to balance
the loading on the two comparators. The table below describes the operation of the
subADC, cInDiff is the difference between the positive and negative comparator
references. Note that the comparators produce a typical flash thermometer code (x and y).

cInDiff
<-Vref/8

Vref/8,

>+Vref/8

\

0

0

^0 |

1

1

Does not ddctii^
Table 5.3.1 Truth table for the subADC.
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Figure 5.14 Schematic of the subADC.

5.3.1

The Comparator

Many topologies exist to perform the comparator function, each an attempt to meet a
particular set of constraints e.g. low offset or high speed. Central to the principles of this
ADC is the use of redundancy to relax the demands on the comparators. With no SHA
preceding the first stage, however, the comparators must make a decision in less than
400ps. The reason for this is to reduce aperture error as explained in section 4.3. The
comparator must be clocked before the end of the sample phase. This allows time for it to
make a decision and for the subDAC’s logic to process that decision and be ready to switch
in the relevant reference levels before the start of the hold phase. The slower the
comparator, the earlier it needs to be clocked. If it’s clocked too early the ADC’s
performance will be degraded. With these constraints in mind the design considerations
and topologies are discussed next.
5.3.7.7

Design Considerations

The comparator is the only custom designed analog component of the subADC block, the
rest of it is built from standard cells. In keeping with the rest of the design it needs to be
fully differential i.e. positive/negative inputs and positive/negative references. The sizing
of the comparator’s transistors is important as it affects offset (device matching), the
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amount of kickback"^ onto the input and references, and how quickly the comparator will
latch. For example, making the comparator’s devices very large would mean good
matching and hence low offset. Decision time would increase but the comparator could be
clocked slightly earlier because of the lower offset. Kickback from the comparator onto the
input would be increased since it is related to input parasitics.
Ultimately the comparator needs to be low power, relatively fast, contribute only a
moderate amount of offset due to device mismatch and have low kickback during
switching. Accuracy can be traded for power savings by choosing a dynamic comparator
with no continuous time pre-amplification and then balancing the above requirements.
5.3.1.2

Comparator Topologies

There are three comparator topologies commonly used in pipeline ADCs. They are the
resistive divider [Cho & Gray 1995], differential pair [Sumanen 2000] and switchedcapacitor comparators [Shih 1997; Abo & Gray 1999]. Schematics of the resistive divider
and differential pair comparators are shown in Figure 5.15.

I:
<1
Vlotch 1^-

<

1

Voulp

VloUh

Vojtn

•c’

Figure 5.15 (Left) Resistive divider comparator. (Right) Differential pair comparator.

Through literature survey and simulation, a variation of the resistive divider comparator,
shown in Figure 5.16, was found to be the most suitable for this application [Min 2003].

^ Here “kickback” describes the phenomenon whereby perturbations on the output of the comparator are
coupled back onto the sensitive input nodes through the gate-drain capacitance associated with the input
transistors when the latch clock, Vjatch. goes high.
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Only a minor change is made to this circuit to yield the final design, shown in Figure 5.17.
Two PMOS switches used in the comparator’s reset mode are removed (P2 and P5 in
Figure 5.16).

VI ateh

Figure 5.17 The comparator designed for this ADC.
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The final design consists of two dynamic cross-coupled inverter-latches, N5, N6 & P1-P4
and four NMOS devices operating in the triode region, N1-N4. When the clock signal,
Viatch, is low PI, P2, P5 and N7 reset the comparator. When Viatch goes high the crosscoupled latch regenerates and forces Voutp to Vdd and Voum to Vss, or vice versa, depending
on the difference between the resistances of the two NMOS pairs. Ignoring the resistance
of the NMOS transistor N7, an expression for Reqi, the equivalent resistance seen looking
into the drains of N1 and N2 is.
1

w.

w.

V ^

L

__
Lfy
_v \ +__
2./Y
Y /\
■j
V'^'iP
1
V'^refn

R eql

{5.14}
y

And Req2, the equivalent resistance seen looking into the drains of N3 and N4 is
1

R eq 2

5.151

= k.

(

The comparator’s threshold voltage is defined as the voltage that causes Rcqi to be equal to
Req2

[Cho 1995, pl03-105]. If W,=W3 and

W2=W4

we get.

W
Vin(thresholtl) = —^
• Vrt
•.•.r

w,

{5.16}

The threshold level can be set, as shown, by scaling the widths of the NMOS triode pairs.
In this work all the widths of N1-N4 are made equal and appropriate scaling of the
reference voltages, Vrefp and Vrefn, defines the threshold voltage.
5.3.1.3

A simple design methodology

In an attempt to meet the design criteria, the comparator design was done in an iterative
fashion. Budgeting the allowed offset, kickback and decision time, the following simple
steps were iteratively applied once a topology was chosen and a rough schematic was
ready:
1. Determine Vos due to mismatch.
2. Estimate Vos due to kickback onto the references and allow some margin.
3. Use remaining Vos to calculate how early the comparator can be clocked.
4. Ensure that the worst-case decision time (over all comers), measured via a slow
ramp near the trip point, is within that allowed by step 3.
5. Measure the comparator gain to determine its meta-stability.

74

Ch ap I HR 5
5.3.1.4

Pipe Stage Componen i s

Meta-stability

The phenomenon, known as meta-stability, describes the occasional inability of a
comparator to resolve small differential inputs into valid logic levels. This can occur when
a differential input is very close to the differential reference of the comparator. A reference
to this phenomenon is given in [Portmann 1995]. A number of calculations on the mean
time between failures (MTBF) were performed on the comparators used in this design. The
worst-case MTBF is estimated to be 15/ts. The result, although not conclusive,
demonstrates a definite weakness in the comparators. It is also worth noting that the meta
stability phenomenon was never actually encountered in any of the ADC’s top-level
transient simulations, which casts doubt on this particular MTBF calculation. In any case,
the comparators’ MTBF can be improved by increasing their gain, allowing more decision
time and reducing their time constants.
The comparator designed for this work did allow full functional testing of the ADC and an
improved comparator design should not cause any deviation from the overall results
presented in chapter 7.
5.4

Last Stage

The last stage of the pipeline is a true 2-bit flash converter, shown in Figure 5.18. It does
not have to generate and hold a residue voltage because it is the last stage. Its operation is
described in Table 5.4.1, where cInDiff is the difference between the positive and negative
inputs (iPos - iNeg). The decoding here is not done in the most straightforward manner;
the focus instead is on balancing the loading on the three comparators as much as possible.
This balancing is done to minimise dynamic offset.
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Figure 5.18 Schematic of the last stage in the pipeline, a 2-bit flash converter.

msb = iM + B) = M.B
Ish = {M T).{M .T)^B = B.M T + B.M I

Table 5.4.1 Truth table for the last stage of the pipeline.

5.5

Error Correction Block (ECB)

The error correction block realigns the digital sub-conversion (msb, Isb), from every stage,
in time and removes the redundancy from these codes, correcting errors as explained in
section 4.2. The ECB realigns the bits from each stage by clocking them through a string of
D-type flip-flops as shown in Figure 5.19. A ripple-carry adder removes redundancy and
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provides the final digital output, d9-d0. Phils and phi2s are simply delayed versions of
phil and phi2. The shading of the D-F/F symbols reflect their clock phase.
Iwdil

bbl

Muib2

Iii)2

anb.^

bb3

Rub?

hb7

iBsb)t

UibK

i>ub9

M>9

phliii
I»hl2«------ afo-F/F

Figure 5.19 Block diagram of the ECB.

5.6

Summary

A pipeline stage requires analog-to-digital, digital-to-analog, sample-and-hold, subtraction
and amplification functions. In practice all of these, except the analog-to-digital operation,
are combined into a single switched-capacitor circuit commonly known as a multiplyingDAC (mDAC). This chapter details the components of a pipeline stage at the transistor
level including the mDAC, OTA and subADC, as well as, the last stage and the error
correction block. Further stage performance requirements are also derived. The first stage’s
OTA must have over 70dB of low frequency gain, a gain bandwidth product exceeding
IGHz, fast settling time with no overshoot and be fully differential. These requirements
make the OTA an extremely challenging circuit to design (intensified by the need for
stable CMFB circuitry). Numerous OTA topologies were examined in an attempt to meet
these specifications while minimising power consumption and noise. These topologies are
ciscussed before the final design is given.
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6.1

Clock Generation

The pipelined ADC is a discrete time, analog system, requiring precision clock signals in
order to function properly. Changes in pulse-widths, rise/fall times and non-overlap time
can have a direct impact on the converter’s perfomiance. The clock signals required for the
ADC can be seen in Figure 6.1. This chapter focuses on the generation of the clock signals;
their necessity has been discussed in earlier sections.
fl
fid

/

V
1
\

fldd
f Icomp
f 1 dac

V

yr

n

1

f2d
Odd

J

\

l'2comp
f2dac

yr
ta

i

Figure 6.1 Clock signals required for the ADC.
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The most important parameters in this clocking sequence are:
1.

ta - how early the comparators are clocked before the end of the sample phase
(see section 4.3).

2.

relative time between the the falling edges of fl/f2, fld/f2d, and fldd/f2dd.

3.

non-overlap time - time between fdd’s falling edge and the next phase’s rising
edge i.e. t(fldd falling) - t(f2 rising).

4.

rise and fall times of the edges - slow edges (200-250ps) can result in smoother
transient behaviour of the switched capacitor blocks but eat into settling time.
Fast edges have the opposite effect but also result in higher power consumption
and charge injection.

The sub-adc and sub-dac blocks are made up of thin-oxide devices and so require 1.8V
clock signals; all other clocks in the system are 3.3V. Two solutions to this problem were
considered: either generate all the clocks using thick oxide devices (3.3V) and level-shift
the comparator and DAC clocks down to 1.8V, or do everything using thin oxide
transistors (1.8V) and level shift up to 3.3V. The latter approach was chosen because it
consumes less power.
6.1.1

Non-overlap generation

Figure 6.2 Schematic of the non-overlap section of the clockgen.

The input clock (CLKin) is divided down by two using “D-type” flip-flops and this signal,
along with its inverse are fed into two NOR gates. The non-overlapping clock signals
(NOl & N02) are delayed by a string of inverters (pb_delay) and cross-coupled with the
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other NOR gate inputs. Varying the delay through the inverters sets the duration of the
non-overlap period, which is about 650ps (see Figure 6.3).
Transient Response

-1,0

,7

..............................................

■: '.^('7nel0546'')

Figure 6.3 Non-overlapping clock phases NOl and N02 generated from CLKin (net()546).

6.1.2

Level shifter

A level-shifter is required to convert the 1.8V clock signals up to 3.3V. Two methods were
examined. One makes use of positive feedback, the other uses an a.c. coupling technique.
6.1.2.1

Positive-feedback level-shifter
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To explain the operation of this circuit, consider a rising 1.8V edge (0-1.8V) at Vip. Vout is
initially low, N1 turns off and N2 turns on, this pulls the gate voltage of PI down, which in
turn pulls Vout up and hence turns P2 off. This positive feedback between the two PMOS
transistors drives the output to the 3.3V rail. The effect of a falling edge at the input can be
explained in much the same way. A problem with this circuit is that even with careful
sizing of the transistors the rise time is typically 2-5 times longer than the fall time. Adding
a buffer between the output of the inverter ‘A’ and the gate of Nl, then matching the delay
through it with inverter ‘B’ can make the rise/fall times more symmetrical.
6.7.2.2

A.C. coupled level-shifter

Figure 6.5 Block diagram of the a.c. coupled level-shifter.

I is a very weak 3.3V inverter. Connecting its input and output together as shown forces it
to sit at its trip point. This is necessary for the level-shifter to work since the capacitor
blocks dc, it is also desirable for the right plate to be biased close to the trip point of
inverter B so that it can react quickly to both rising and falling edges coupled through from
the input. To match the trip points of B and I the weak inverter’s devices are the same as
the strong inverter’s with their lengths scaled up by a factor of 5. A capacitor value of
150fF was chosen from simulation as the best trade-off between area, power and timeconstant. Figure 6.6 shows how the power consumption changes with capacitor size.

Note that the ac coupling capacitor in the level-shifter, C, places a low frequency limit on
the clockgen. With C set to 150fF this limit is around 30MHz, below which the clockgen’s
output phases become corrupted. Increasing the size of the capacitor or using a d.c.
coupled level-shifter would allow the ADC to operate at lower sampling speeds.
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Figure 6.6 Power consumption vs. capacitor size for an a.c. coupled level shifter.

6.1.3

Additional clockgen blocks

The rest of the clock generation block consists of some simple logic and chains of delay
cells (clock buffers). Figure 6.7 shows a waveform taken from a Spectre transient
simulation. An iterative approach was used to tune the timing. The clock generation block
was modeled using Verilog-A, which allowed much faster simulation time. The pulsewidth, rise and fall times, etc. were easily modified by changing parameters in Verilog-A.
Once the desired results were achieved the real clock generator’s delays were adjusted to
match.
Transient Response
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Figure 6.7 Plot of clockgenA’s input and outputs from a Spectre transient simulation.
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Bond Wire Modeling

The interface between an integrated circuit and the external environment consists of bond
wires to connect between pads on the perimeter of the die and pins on the package. Each
bond wire contributes between 2nH and 15nH of self-inductance [Ravavi 2001, p666-675].
The exact value depends on the particular package. The bond wires can also be doublebonded to reduce their inductance further. A value of 4nH is used here for modeling
purposes. A low series resistance will also exist between the bond wire and the circuit’s
transistors due to routing. This is taken to have a value of 2Q. When current is drawn from
a bond wire the voltage across it will change according to
A/
Ar

6.1

{

For example, in this work the pipeline stages can inject 10mA of current into the 1.8V
supply in 300ps. From eqn. {6.1}, this corresponds to a 133mV Jump in voltage across the
inductor. The 133mV initial Jump, dies away with an underdamped response. The effect is
known as supply bounce, supply noise or dl/dt noise. It is an issue for any input/output that
must source or sink a.c. current. In this work such noise on the power, ground and
reference pins must be considered.
The effect of inductive bond wires supplying power and ground to the core is modeled as
shown in Figure 6.8(a). This model is included, for all relevant pins, in top-level transient
simulations. The bypass or decoupling capacitor, placed across the nodes Pwr and Gnd
reduces dl/dt noise. The idea being that a current spike should be sourced by the capacitor
instead of the bond wires. The gate capacitance of a MOSFET (C2) is the most areaefficient method of realizing the decoupling capacitor [Larsson 1997]. Low-Vt transistors
are used because they have the same oxide capacitance per unit area, Cox, as their higher-Vt
counterparts but they maintain their capacitance with lower voltages across them. The
resistor R2 in Figure 6.8(b) represents a frequency-dependent parasitic resistance due to the
channel resistance of the MOSFET.
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Figure 6.8 Model of the 1.8V supply pins with (a) a MOSFET capacitor, and (b) an ideal capacitor, for
decoupling.

The channel resistance is proportional to the transistor’s length. It can be used in
conjunction with R3 and R4 to dampen the LC circuit, which would resonate otherwise.
The magnitude of R2 must be kept small, to keep its thermal noise contribution low. It must
be large enough however to provide sufficient damping. Figure 6.9 shows the result of ac
analyses done on 3 models: no resistance and no capacitance; capacitance and no
resistance; capacitance and resistance (Figure 6.8(a)). Note that C2 is approximately 1.5nF.
With the decoupling capacitor in place the impedance drops to 56mf2 at I GHz. This is a
significant improvement over the case where there is no decoupling and where the
decoupling is purely capacitive. The plot also shows that the resistances have reduced the
circuit’s Q-factor sufficiently. A downside is the 2Q. impedance at dc. Increasing Vddis can
compensate for this.
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AC Response

100M
freq ( Hz )

Figure 6.9 Plots of impendance magnitude at the node pwr taken from a Spectre ac analysis.

Differential circuits have a high power supply rejection ratio (PSRR). This gives them a
certain degree of immunity to dl/dt noise, which comes from the fact that their signal is not
referred to Vno or Vss- All analog circuits in this design are fully differential. Figure 6.10
clearly demonstrates the improvement over single-ended. That said, transient simulation of
the top-level schematics with and without the bond wire models revealed over l.SdB
degradation in SNDR. For this reason the analog 1.8V supply

(Vddais & Vssais)

is

decoupled as described above and four additional pins provide power and ground for the
digital circuits

(Vdddis & Vssdis)

and the bandgap

(Vddaiss

&

Vssaiss)-

These are

decoupled with smaller capacitors since the digital circuits are less sensitive to dl/dt noise.
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Transient Response

Figure 6.10 A waveform captured from a transient simulation of this ADC. It shows the residue output
of the first stage both single-endedly (top and middle) and differentially (bottom).

6.3

Reference Generation

There are seven reference voltages used in this design. These are the two subDAC
references, two comparator references for the subADC’s, two comparator references for
the last stage and a common-mode reference for OTA CMFB circuitry. The DAC
references in particular must be strictly controlled or they will cause degradation in the
ADC’s performance (see section 4.4.2). However, analysis shows that if the DAC and
comparator references scale together dynamic performance is not affected provided that
the range of the converter is not exceeded. For example, if all references are reduced by
5%, the input voltage range of the ADC is reduced by 5% also. Dynamic performance is
preserved. This suggests that the references should be derived from a resistor ladder. The
references can be generated completely on-chip or brought in from external circuitry.
6.3.1

Internal references from a bandgap

An attempt was made in the early stages of the design phase to generate all the references
on-chip from a bandgap circuit. The schematic in Figure 6.11 shows the approach taken. It
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basically involves forcing the bandgap voltage (1.2V) across a resistor with a negative
feedback loop. This produces a known current, which can be mirrored across a resistor
divider. The divider is used to produce the subDAC reference and common mode voltages.
These sensitive nodes are then isolated from the output of the refgen using the buffers A-C.
The remaining references can be obtained from another resistor divider across Vrefp and
^ refn•

The circuitry forcing the bandgap voltage across the resistor had to be implemented using
thick-oxide devices and a 3.3V supply because the bandgap voltage is 1.2V. This means
that the bgbufout node (highlighted with an asterisks in Figure 6.11) sits at around 1.9V. A
PMOS transistor would allow 1.8V operation but then the cunent would be dependent on
VDD18 and this is far from desirable.
A few topologies for the OTA’s A to C were examined. In all cases it was difficult to
maintain sufficient accuracy when the refgen’s output was subjected to realistic loading.
The refgen requires a low impedance output so that it can supply cun'ent while maintaining
a steady voltage. This is difficult to do without loading the OTA’s. This circuit was
abandoned in favor of a simpler approach, described next.
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Figure 6.11 Circuit to generate reference voltages from a bandgap.
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External references across a resistor ladder
Vrefp

T
Vcom prp

1
1
1

'1
Figure 6.12 Resistor divider reference circuit.

Figure 6.12 shows the reference generator actually used in this ADC. It is a simple resistor
ladder with taps for the other reference voltages to be taken from it. The larger the dc
current through the ladder the more solid the reference is. From simulation a current of
15.625mA was chosen. VreUNn ttnd VreUNp are modelled as described for the power supply
pins in section 6.2. The capacitors Ci to C5 are used for decoupling. Ci, C5 and C3 are
hundreds of pico-farads, while C2 and C4 are tens of pico-farads in magnitude. The
resistors would be constructed from polysilicon.

6.4

Summary

This chapter describes supporting circuits that are not in the signal path. The pipelined
ADC requires precision clock signals and reference voltages in order to function properly.
For the clockgen, changes in pulse-width, rise/fall time and non-overlap time have a direct
impact on the converter’s performance. Similarly, if the subDAC references are poorly
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controlled, they will cause degradation of the effective resolution (ENOB). This chapter
focuses on how the references and clock signals are generated. Their necessity has been
discussed in earlier sections. The ADC has four identical local clockgen circuits, which
share a 200MHz input clock. To optimise the clock phases iterative simulations of the full
pipeline were carried out using a Verilog-A model of the clockgens. Each clockgen
predominately consists of O.lS/tm standard logic cells and buffers but is complicated by
the need for both 1.8V and 3.3V clock phases. An a.c. coupled level-shifter was developed
to solve the problem. The reference circuit consists of a capacitively decoupled resistor
ladder and is designed to recover quickly from the large current transients it experiences.
In addition the bond wire model used in the top-level simulations is described.

90

Chapter 7

RESULTS

All the tests carried out in the following section are based on Spectre transient simulations
with BSIM3v3 transistor models, for a O.lSjLim CMOS process. For many of the tests a
full-scale sine wave is applied to the ADC’s input at a known frequency. An ideal 10-bit
DAC, implemented in Verilog-A, converts the ADC’s output into a sampled and held
analog signal. An FFT algorithm implemented in Matlab transforms this DAC’s output
into spectral information about the ADC’s output. The position of the noise floor,
harmonics and the power of the output signal reveal the quality of the conversion. This
information is quantified and reported as SFDR and SNDR (ENOB) for various operating
conditions in the following sections. There no great value in carrying out static tests here
(DNL & INL) since mismatch is not present in the schematic representation of this work.
7.1

7.1.1

Dynamic Performance

Sweep of input frequency

Figure 7.1 shows SNDR and SFDR for a sweep of input frequencies with the sampling
frequency fixed at lOOMHz. Each point on the plot is calculated from a 128-point FFT of
transient data from simulation. A 128-point FFT is sufficient for calculating SNDR and
ENOB here because coherent sampling is used. On the other hand SFDR and THD are less
accurate due to the finite binning of the harmonics. The input frequency is swept up to
Nyquist rate. Higher frequencies cannot be analysed properly because of the FFT’s finite
frequency resolution. The ADC itself is capable of sub-sampling input signals. It will fold
all its spectral content down into the Nyquist band. However, harmonics and other spurious
components also get folded back. Their power can end up being added to other harmonics.
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distorting the results. The effect is easily appreciated if we take the case where a significant
harmonic’s power is folded onto the fundamental, artificially inflating the SNDR.
SNDR & SFDR vs. fin with fs = 100MHz

■SNDR
•SFDR

Figure 7.1 SNDR and SFDR vs. fi„ for fs=100MHz.

7.1.2

Sweep of Sampling Frequency

The ADC maintains good performance over the range of sampling frequencies 50MHz 125MHz as shown in Figure 7.2. With the ENOB dropping to 9.35 at 125MHz. Above
125MHz the SNDR and SFDR degrade rapidly. This is because the first few stages no
longer have sufficient settling time. At 150Msamples/s, the settling time drops to less than
3ns. The clockgen circuit has a lower frequency limit due to the ac coupling capacitor in
the level-shifter (see section 6.1.2.2). Increasing the size of this capacitor or using a d.c.
coupled level-shifter would allow the ADC to operate at lower sampling speeds if so
required.
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SNDR & SFDR vs. fs with fin ~ 10MHz

-SNDR
-SFDR

5000

6000

80 00

90 00
fs [MHz]

Figure 7.2 SNDR and SFDR vs. fs with fi„ at approximately lOMIIz.

7.1.3

Process and Temperature Corner Simulations

The threshold voltage of CMOS transistors drops with increasing temperature. In addition,
process variations present in manufacture, such as gate oxide thickness, change how
fabricated devices perform between wafers and lots. Semiconductor foundries include
these variations into their models by defining parameters for the most extreme cases. The
designer can then specify the typical (t), slow (s) or fast (0 model for each device e.g. for
CMOS transistors sf means slow NMOS, fast PMOS models. All designs must operate
over defined variations in process, temperature and voltage (PVT). A design may need to
be simulated over 128 PVT comers to ensure a robust design. In this work, each individual
component of the system was tested over PVT comers while it was being designed.
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l33V

3.965

99

f 48;i5^
11.43

65.478

Table 7.1.1 Summary of PVT simulations.

To furnish the results in Table 7.1.1 simulation was carried out with Vod at 95% of its
typical value. Earlier PVT simulations revealed that to maintain performance more current
was required at 90°C than at 0°C. For this reason a PTAT current, derived from a bandgap
is used to generate the bias current for each stage. Approximately 30mW more power is
used at 90°C than at 0°C because of the PTAT bias cuments. The results of the first stage
(ENOBsigi) are tabulated separately in Table 7.1.1 to illustrate the significance of this
stage. In summary, the PVT simulation results demonstrate the robustness of this design.
7.2

Noise Budget

Noise generated by resistors and transistors is not included in Spectre’s transient
simulations. In section 5.1.4.2 it is explained how kT/C and OTA noise combine at the
output of the SHA in Figure 5.2. More specifically, referring back to eqn.{5.8}, it can be
expressed as:
^n,t ~ ^n.out

^n.OTA

In this work the pipeline consists of 8 identical 1.5-bit pipeline stages followed by a 2-bit
flash, as depicted in Figure 4.1. The last stage does not contribute any significant noise to
the signal. Since each stage has a gain of 2 the total input referred noise power is:
=2-'<„ +2-V,;.3 + ■ ■ •

+ • • • +2-“<,3

17.1)

where a n,tk is the total output referred noise power of stage k.
A common approach is to keep the thermal noise power lower than the quantization noise
power inherent in the ADC [W & H, p25]. In this work it was useful to specify an
allowable degradation in SNR due to noise. Working back from this point provides a value
for the maximum total input referred noise power. This value becomes the overall noise
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budget for the pipeline. Quantization errors can be modelled as an additive noise source,
having an rms power of [J & M 1997, p448-451]:
V
cr'o = ^
^
12

{7.2}

where
V

V
=—

(7.3

To calculate degradation from the best possible SNR, assume a sinusoidal input voltage
spanning the full input range. The power of such a signal is:
y 2_

▼ ref

{7.4}

Hence the maximum achievable SNR for a 10-bit ADC is
^

\t2

\

8

SNR_= lOlog 10

v,;r

=-10log 10 2--«x- = 62dB
3

{7.5}

y2^A2j

Assuming the quantization noise and the input referred thermal noise are uncorrelated,
their powers can be summed, giving
SNR=-10log,„

^8(t:
“ +2-“-V.ref

{7.6}

Rearranging gives,
v~
^ ref

8

(

f ]
IQl '0 i

1

2^
3

{7.7}
7

Equations {7.1} and {5.8} were used to develop a noise budget for the pipeline in the early
stages of design. The later a stage is in the pipeline, the lower its effective contribution is
to the overall noise budget. This is helpful when deciding on how stages should be scaled
down the pipe. Implementing the equations in Microsoft Excel® (see appendix A)
simplifies estimation of the total thermal noise present in the final design.

Note the effect of having a SHA at the front end of the pipeline with unity gain. Its input
referred noise power would be the same as its output referred noise power. Eqn.{7.1}
shows that it would consume over half of the overall noise budget. This is another reason
why it is eliminated in this design.
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Input Clock Jitter

Another important effect not included in the results so far is jitter on the input clock.
Qualitatively, jitter was introduced in section 5.1.4.2 along with how it limits the SNR
achievable in an ADC. In this section it is quantified in relation to this work. Observe from
eqn.{5.9} that as the input signal frequency increases, it causes further degradation of the
SNR for a fixed clock jitter. This can be modelled in Matlab by applying jitter to the
sample clock of an otherwise ideal 10-bit quantizer, sweeping the frequency of a pure sine
wave input and analysing each output with a high resolution FFT (2*^ points). A 3-d plot of
the results is given in Figure 7.3.
This ADC requires a reference input clock at twice the frequency of its core sample rate.
Typically a crystal-based oscillator would supply the input clock. A high performance
oscillator will have 0.5ps to 3.5ps of jitter associated with it. The variation depends on the
particular crystal used and the bandwidth of the jitter being considered. The bandwidth
chosen in turn depends on the ADC’s application. Typically most of a crystal’s phase noise
power is contained in the low frequencies. To illustrate the point consider an application
where a lOOMS/s ADC takes 1024 samples at well spaced intervals in time. Clearly jitter
components below 95kHz (fs/1024) will not affect individual samples. In order to keep
results relevant to a wide range of applications, two representative values of jitter are
considered in this thesis: 2ps and 3.5ps.
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Figure 7.3 SNR versus input clock jitter (rms) and input signal frequency.

To show the correlation between the Matlab model and the circuit simulator a clock with
3.5ps of rms jitter was generated and applied to a Spectre simulation of the full ADC.
These results are compared with the Matlab model. In both scenarios the same bn and Ojiuer
are used. Figure 7.4(a) shows an FFT done on the resulting digital output and Figure
7.4(b) is an eye-diagram of jitter on the input clock, CLKin’s rising edge on the right. The
20ps of peak-to-peak jitter corresponds to +/-3ojitter- The ADC achieves an SNR of
57.96dB, which corresponds to an ENOB of 9.34.
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Figure 7.4 (a) 128 point FFT; from Spectre simulation of the full ADC with 3.5ps of jitter on CLKjn. (b)
Screenshot: eye-diagram showing approx. 20ps pk-pk Jitter on CLKin.

Figure 7.5(b) shows a histogram of the jitter applied to the ideal 10-bit quantizer in Matlab.
It can be seen from this histogram that the Jitter is normally distributed and has a value of
25ps peak-to-peak. 7'his larger value corresponds to +/-3.5ojiiter and is achieved because the
number of points used was increased from

l’

to 2'^. This was done to obtain more

resolution from the FFT and to expose more of the low frequency jitter. The result is an
SNR of 57.43dB and an ENOB of 9.25. Note that very similar results are achieved if 2^
points are used.
OOOU^* 4* 00»«H4 •> 5UNAOr 57

FNOftr » 2472

Oittnbullon ol dock •<

Vkn«fton tram tti« tdraJ sampt*

(a)

(b)

Figure 7.5 (a) 32768 point FFT; from ideal 10-bit quantizer in Matlab with 3.5ps of jitter on the sample
times, (b) Histogram of the jitter applied to the sample times.

Thus it is seen that the Spectre simulation of this design and the Matlab modelled
degradation in SNR due to jitter correlate extremely well.
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Resulis

Predicted Performance of the Final Design

Power

Power consumption in the ADC due to the core, reference ladder and digital output drivers
at 40°C is summarised in the following table.

Digital 0/P'.Reference

[vf . bmW]

.Digital0/P' - Total

'■ [mW]‘t ‘#*[mW] S

1.8V

114

11.7

25.6

' _ 3.3V

., ,*114

11.7

86.2

[mW]J
151

,ir

212 I

Table 7.4.1 Summary of this ADC’s power consumption.

The core power, including the clockgens, all pipeline stages and the digital backend is
115mW at 40°C. In addition power consumption from the digital output drivers and the
reference ladder must be considered. The references must maintain a quiescent current of
15.625mA across 480, corresponding to almost 12mW.
The digital output drivers can be 1.8V or 3.3V and the load on these is likely to be around
lOpF. Typically the load must be driven with rise and fall times of the order of 500ps. To
achieve this a string of scaled buffers is used. Moving towards the load, if there are N
inverters, each A times larger than the previous then

A=

r^load V

{7.8}

where Cjn is the input capacitance of the first inverter [Baker 1998, p210-219]. Putting
realistic values into eqn.{7.8} gives A = 2.68. Assuming seven inverters in the string, the
total capacitance due to the inverters and the load is
Q =10-‘' + 2.68(l0-"‘)+2.68-(10-'’) + -" + 2.68’(10"'’) = 15.8pF

(7.9)

The probability of all digital outputs changing between successive samples is low. Here
half is taken as an ‘average’ figure and applied in the following equation [Baker 1998,
p210-219]:

PD=CTVifcLK

(7.101

For five digital outputs being clocked at lOOMHz:
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PD=5((l5.83pF)(l.8V)'(lOOMHz))=25.6mW
PD=5((l5.83pF)(3.3Vy“(lOOMHz))=86.2mW

7A.2

{7.11

SNDR and ENOB

The transient simulations yielding the results in section 7.1 include the effect of bond wire
inductance (section 6.2). But these simulations do not account for thermal noise, clock
jitter or capacitor bottom-plate parasitics, which are real-world phenomenon that can cause
serious degradation of a converter’s performance. To gain an accurate prediction of the
ADC’s performance these effects must be included.

One approach is to carry out a transient simulation of the full converter with 10% bottom
plate parasitic capacitances and bond wire models included. A Nyquist rate input should be
applied. An FFT of the output allows the SNDR to be calculated, which doesn’t account
for thermal noise, etc. Mathematically an equivalent distortion noise source can then be
back extracted and combined with calculated kT/C noise, quantization noise, noise due to
clock jitter and measured thermal noise from the OTA (separate noise simulation). This
was done in Excel, as shown in appendix A, and resulted in an ENOB of 9.25 at 40°C.
Histogram of rKise source (500 bios used)

0 250

-0.5

0

0.5

Noise Magnitude [V]

Figure 7.6 Distribution of the input-referred thermal noise voltage applied to the ADC’s input.

A problem with the method just outlined is that it treats distortion as if it were just another
additive noise component with a Gaussian distribution. This is not the case, since distortion
is often made up of spurious spectral components that can shape other noise sources.
100

CUAP'l ER 7

Results

resulting in variation from the above ENOB figure. To examine what the magnitude of this
variation might be, thermal noise and jittery clock sources are explicitly included in two
transient simulations carried out at 40°C using typical transistor models (tt) and a Nyquist
rate input at -0.5dB FS (94.4% of the ADC’s full scale input). One simulation uses a clock
source with 2ps of rms clock Jitter, the other 3.5ps. Both include bond-wire models,
parasitic bottom-plate capacitances and 307jLiVrms of input referred thermal noise. The
noise was superimposed onto the input by placing a piecewise-linear (PWL) voltage source
in series with the sine-wave source at the input to the ADC. A PWL source is defined by
specifying time-voltage pairs. These were generated in Matlab and have a Gaussian
distribution as shown in Figure 7.6. 256 point FFT’s carried out on the results are
presented in Figure 7.7 and Figure 7.8. The transient simulation with 3.5ps of mis jitter
demonstrates SNDR degradation of IdB more than that predicted by the analysis done in
Excel. In addition, it verifies the merits of these calculations.

lOO.OOOWs/s 48.828MHz @ -O.SdB FS -> SINAD= 56.4665clB ENOB= 9.1615

Figure 7.7 Result of transient simulation with 3.5ps of jitter on the input clock.

101

Chapter 7

Results

lOOMs/s 48.a28MHz @ -O.SdB FS -> SINAD= 59.5093dB ENOB= 9.5929
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Figure 7.8 Result of transient simulation with 2ps of jitter on the input clock.

7.5

Summary

In this chapter the dynamic performance of this ADC is presented. The performance was
determined from Spectre simulations. The results are very positive, demonstrating the
converter’s ability to accurately resolve inputs over the full Nyquist band and maintain its
performance over PVT comers. Thermal noise, clock jitter and other effects, not usually
included in such simulations are included in further analyses to accurately predict how the
ADC will perform under realistic operating conditions. Finally, the overall power
consumption is estimated including contributions from the core, digital output drivers,
clockgen and reference generation circuits.
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8.1

Summary

The pipeline ADC architecture is well suited to medium resolution, high-speed
applications. Its strength comes from the manner in which it performs a conversion,
distributing the work in time and amongst successive stages. These stages operate
concLiiTently, maintaining high throughput. Each stage is made up of a fully differential SC
mDAC, comparators and logic. Redundancy is introduced into each pipeline stage except
the last. This allows comparator errors and certain offsets to be cancelled out by the ECB.
Designing the ADC to operate at lOOMHz, while maintaining 10-bit accuracy is extremely
challenging. This dissertation describes in detail the design of such an ADC. All the
mechanisms that could cause deviation from ideal behaviour are studied in this work to
allow accurate prediction of the ADC’s performance. These include bond-wire inductance,
parasitic capacitances, thermal noise and clock jitter. Taking these effects into
consideration demonstrates that this ADC would perform excellently when fabricated. It
would achieve more than 9 effective number of bits over the full Nyquist band with a
nominal core power dissipation of 114mW.

8.2

Design Methodology

This ADC was designed with a top-down approach. Extensive modelling in Matlab and
Verilog-A allowed system-level architectural decisions to be made early on in the design,
really facilitating the turnaround from block-level to transistor-level. The whole ADC was
modelled in Verilog-A first, then individual blocks were replaced with transistor-level
schematics. The requirements and performance of individual blocks, as well as their effect
on the overall quality of conversion, could be determined in this way. In addition, slow
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transient simulations could be speeded-up by replacing non-critical components with their
models.
The clockgen block typifies the design methodology. By modelling it in Verilog-A, all the
pipe stages could be implemented before it, and clock edges could be easily varied by
changing a line of code. As soon as the stages were finalised the clockgen’s timing was
optimised and then a circuit was developed to produce the same edges. The Verilog-A
model of the clockgen also took a fraction of the CPU time compared with the schematic
version.
8.3

How Good is The Final Design?

In order to compare this work with other high-speed ADC’s a good figure of merit (FOM)
is required. The effective conversion per picoJoule is a variation of a well-known FOM
[C.G.N. 2004] and it can be expressed as:
FOM

8.1

This figure of merit is useful because there is typically a strong relationship between
power, sampling frequency and SNDR (ENOB). The FOM therefore allows for
comparison of the quality of commercial and published ADC’s of various types. In an
attempt to keep the comparisons balanced, the ENOB figure for a Nyquist rate input is
taken in all cases. Sigma-delta ADC’s tend to use different performance metrics and so
they are excluded from this comparison. Figure 8.1 is a plot of the FOM for all the CMOS
ADC’s published in JSSC and ISSCC for 2004. In addition, some historically significant
and commercially available pipeline ADC’s from well-known manufacturers are included.
Details about each converter and the source of the information are included in Appendix B.
For this work, the predicted performance including thermal noise, clock jitter, etc. in
section 7.4 is used. The results with both values of rms clock jitter are included.
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FOM
[Conv./pJ]

Figure 8.1 Comparison of this work with recently published pipeline ADCs.

State of the art pipeline ADC’s are currently approaching an FOM of 0,8 pico-Joules per
effective conversion. This work achieves an FOM of 0.38 and O.SlpJ/eff.conv.
corresponding to numbers 22 and 28 in Figure 8.1. To put the results into perspective:
number 34 is an extremely good 3V, 14-bit pipeline ADC [Kelly 2001]; numbers 32 and
33 are high-end products from large 1C design centres. The results clearly demonstrate the
quality of this design.
8.4

Unique Contributions

Designing a Nyquist rate ADC that can resolve its inputs to the 10-bit level at lOOMHz
with low power consumption is very challenging. The architecture of the pipelined ADC
was developed over fifteen years ago and although a huge amount of work has been done
with pipeline ADC’s since then, there have been few major architectural changes made.
The two biggest modifications in recent years include a technique known as opamp
sharing, and removal of the front-end SHA. Some interesting calibration techniques have
also been implemented.
In this work there is no SHA and substantial benefits in terms of thermal noise and power
consumption were gained from taking this approach. Every component of the ADC was
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designed specifically for it (except the bandgap), making the whole design unique. The
OTA was the most challenging part of the design, followed closely by the mDAC. As well
as sizing the OTA’s core transistors, biasing and CMFB circuits were needed and it had to
be frequency compensated.
The OTA is the most power-hungry component in the pipeline. Apart from careful design,
two other considerations helped to reduce the OTA’s power consumption: maximising
signal swing and careful budgeting of the thermal noise. Both these approaches allowed
smaller capacitors to be used in this design than would typically be used. If the OTA is
driving a smaller load it requires less current and hence less power.
Alignment of the various clock phases is crucial in this design, a variation of just 150ps
between two clock edges was shown to cause IdB of degradation in SNDR. If falling
edges were to occur in the wrong order the ADC simply would not function. By modelling
the clockgen in Verilog-A initially the clock phases and switch sizes could be defined. In
fact, the top down approach adopted in this design allowed the clockgen and other blocks
in this ADC to be optimised.
8.5

Possible Further Improvements

In this section some changes and possible improvements to this work are suggested. They
were not implemented in this design either because of time restrictions or because they
would mean a complete redesign. Moderate power savings could be achieved by
employing more aggressive scaling down along the pipeline. In particular, the OTA used in
the later stages cold be modified with this in mind. A method of implementing reliable
1.8V switches with a sufficiently high on-conductance for this work would further reduce
power consumption by abolishing the need for a separate 3.3V supply, and associated
custom-designed level-shifters and 3.3V inverters in the clockgens. These are digital
circuits that would certainly benefit from a port down to 0.18/xm transistors.
One of the highest FOM in the comparison carried out in section 8.3 is achieved by a
pipeline ADC using the opamp-sharing technique [ISSCC 2004 25.6]. Perhaps a ‘hybrid’
version of this architecture that still uses its first stage as the SHA and employs opamp
sharing for the rest of the stages would achieve the best possible performance from the
pipeline ADC architecture. Moderate power and performance gains could be harvested if
reference generation was done completely on-chip. Current control or scaling of bias
currents with the reference clock would help maintain the ADC’s FOM over sampling
frequency i.e. slow-down the OTA’s for low clock frequencies by reducing their bias
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currents. SNDR, etc. would be maintained as settling time is increased. [Hemes 2004]
implemented this idea with very good results. Process scaling improves the performance of
digital circuits and degrades the performance of analog circuits. It makes sense therefore to
ease requirements on analog sections by doing more processing in the digital domain. This
could be done with digital calibration i.e. use poor performance, low-power analog stages
and then correct the digital code using measurements and/or predictions of the errors
[ISSCC 2004 25.5].
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APPENDIX B - Performance
Comparison Source Data

The information used in the construction of Figure 8.1 is summarised in the following
table. The ENOB value taken in each case, is for a Nyquist rate input. The figure taken for
Power is the total power, including core, references and digital output drivers. Where a
figure for the total power is not provided, 37mW is added to compensate. In some cases
power is specified but not whether it is core or total, in these cases it is assumed to be the
total power.

Source

Total
ENOB Power FOM j
Architecture
Power
[MS/sec] [bits] [mW] [pj/e.c.i
\ Given?
?
1 ;

[Lewis 1987]

Pipeline

......j

[Lewis 1992]

5

8.01

180

0.01

0.0003

7.8

0.003

0,02

Pipeline

20

9.67

240

0.07

Yes

Pipeline

30

9.84

0.08

* Yes

Pipeline

16

9.54

0.15

Yes

Yes
.

Yes

ISSCC 2004 25.7"
JSSC Nov‘04 S.-T. Ryu
[Liu 2004]

lEgpg?

ISSCC 2004 14.1 ■
1600

JSSC Dec. ‘04
[Arias 2004]

7.26

Pipeline

JSSC Nov ‘04 Xiaoyue*^
Pipelirie
Wang _ ; >
9

WM8200-10/12

w [Chang 2003]
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11

PiiREORMANCE COMPARISON SOURCE DATA

Architecture

fs

ENOB Power FOM

[MS/sec] [bits]

[mW]

[pj/e.c.]

Total
Power
Given?

ISSCC 2004 25.4

Pipeline

10

11.93

149

0.26

No, +37mW

12 ISSCC 2004 25.3

Pipeline

50

12.17

780

0.30

Yes

13 [Park 2004]

Pipeline

140

8.4

160

0.30

No, +37mW

14 ISSCC 2004 25.2

Pipeline

20

12

270

0.30

No, +37mW

15 Barcelona

Pipeline

80

9.1

140

0.31

Don’t know

150

7.25

71

0.32

Don’t know

Pipeline

100

9.22

184

0.32

Don’t know

Pipeline

40

11.67

400

0.33

Yes

19 MAXI 449

Pipeline

105

9.27

186

0.35

Don’t know

20 ADS5521

Pipeline

105

11.2

700

0.35

Don’t know

21

Pipeline

80

11.77

755

0.37

Yes

22 This work (2.5ps)

Pipeline

100

9.15

150

0.38

No, +37mW

23 [Yoo 2003]

Pipeline

140

8.39

123

0.38

Yes

125

7.5

58

0.39

No, +37mW

600

4.94

47

0.39

No, +37mW

26 JSSC Sep ‘04 Jipeng Li Pipeline

100

8.18

67

0.43

Yes

27 [Hernes 2004]

Pipeline

220

8.18

135

0.47

Don’t know

28 This work (3.5ps)

Pipeline

100

9.58

150

0.51

No, +37mW

29 [Min 2003]

Pipeline

80

9.45

106

0.53

No, +37mW

30 ISSCC 2004 14.2

Folding

600

7.5

200

0.54

Don’t know

31

Pipeline

80

9

70

0.59

No, +37mW

32 ST Microelectonics

Pipeline

40

9.6

50

0.62

Don’t know

33 AD9215

Pipeline

105

9.51

120

0.64

Don’t know

34 [Kelly 2001]

Pipeline

75

11.8

341

0.78

Yes

16 ISSCC 200414.4

TinneInterleaved

17 AD0009
18

24

ISSCC 2004 25.1
JSSC Dec '04

ISSCC 2004 25.5

ISSCC 2004 14.5

Two-step
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Abbreviations

ABBREVIATIONS

ADC

Analog to Digital Converter

CM

Common Mode

CMFB

Common Mode Feedback

DAC

Digital to Analog Converter

DM

Differential Mode

DNL

Differential Nonlinearity

ENOB

Effective Number Of Bits

EFT

Fast Fourier Transform

FOM

Figure of Merit

FS

Full Scale

GBP

Gain Bandwidth Product

IC

Integrated Circuit

INL

Integral Nonlinearity

LSB

Least Significant Bit

MTBF

Mean Time Before Failure

OPAMP

Operational Amplifier

OTA

Operational Transconductance Amplifier

PVT

Process, Voltage and Temperature

RMS

Root Mean Square

S&H

Sample and Hold

SC

Switched Capacitor

SFDR

Spurious Free Dynamic Range

SHA

Same as S&H

SINAD

See SNDR
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Performance Comparison Source Data

SNDR

Signal to Noise and Distortion Ratio

SNR

Signal to Noise Ratio

T&H

Track and Hold

THD

Total Harmonic Distortion
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